





Introduction { Textual format for describing Circuits Systems Verification Functionality Timing Power Utility

testbench.sv

FPGA < /1 > { Field-Programmable Gate Array ASIC $< /2 > {$ 10 8 Application-Specific Integrated Circuit

testbench.sv

Abstraction Levels { Behavioral level Dataflow level Gate level Switch level 10

testbench.sv



Gate Level {


implemented in terms of logic gates and interconnections between these gates


resembles a schematic drawing with components connected with signals


A change in the value of any input signal of a component activates the component

closer to the physical implementation


Since logic gate is most popular component, Verilog has a predefined set of logic gates known as *primitives*











```
Synthesis-Based < /1 > {
        You can synthesis it and even program it on
        FPGA.
Simulation-Based < /2 > {
        You can just use it for simulation because
        it's not synthesizable.
```





```
module name ([ports]);
      A block of Verilog code that implements a certain
      functionality
      Can be embedded within other modules
      Higher level module can communicate with its lower
      level modules using their input and output ports
      Ports declared in the ports cannot be redeclared
      within the body of module
endmodule
```

```
module name ([ports]);
      Are a set of signals that act as inputs and outputs to
      a particular module
      Are the primary way of communicating with module
      Types of Ports
      Input: receive values from outside
      Output: send values to the outside
      Inout: either send or receive values
endmodule
```


```
Module instantiation {
      Modules can be instantiated within other modules and
      ports of these instances can be connected with other
      signals inside the parent module
      We can connect ports in two manners:
       By ordered list: connect ports by order of ports that
       declared in module definition
       By name: connect ports using their name
```


```
Data types {
      Almost all data types can only have one of the four
      different values as given below except for real and
      event data types
       0 : logic zero or false condition
       1 : logic one or true condition
       x : unknown logic value (can be zero or one)
       z : high-impedance state
```





testbench.sv





```
assign net = other_net or expression of different_nets
      After equal sign you can place a signal
      name which can be either a single signal
      or a concatenation of different signal
      nets or even an expression of different
      signals.
```

testbench.sv

design.v

Ahmad Reza Mirzaei

```
Verilog Operators {
      There'll always be some form of
      calculation required in digital systems
      Let's look at some of operators in
      Verilog that would enable synthesis
      tools realize appropriate hardware
      elements
```

Arithmetic Operators {

```
a + b a plus b
a - b a minus b
a * b a multiplied by b
a / b a divided by b
a * b a modulo b
a ** b a to the power of b
a ** b a to the power of b
```

If the second operator of division or modulo is zero, then the result will be x

If either operand of the power operator is real, then the result will also be real.

The result will be 1 if the second operand of a power operator is 0

```
Relational Operators {
```

```
a < b a less than b
a > b
        a greater than b
a <= b a less than or equal to b</pre>
        a greater than or equal to b
a >= b
```

An expression with relational operator will result in a 1 if the expression is evaluated to be true, and 0 if it is false

If either of the operands is x or z, then the result will be x

```
Equality Operators {
```


```
a === b a equal to b, including x and z
a !== b a not equal to b, including x and z
a == b a equal to b, result can be unknown
a != b a not equal to b, result can be unknown
```

The result is 1 if true, and 0 if false

If either of the
operands of == or
!= is x or z, then
the result will be
x

The result of ===
and !== always have
a known value

```
Logical Operators {
  a && b
          evaluates to true if a and b are true
  a | b evaluates to true if a or b are true
          converts non-zero value to zero and vice versa
  !a
   If either of operands is x then the result will be x
```



```
Shift Operators {
      a << b shifts a to left by b bits (zero padding)</pre>
      a >> b shifts a to right by b bits (zero padding)
      a <<< b shift a to left by b bits (zero padding, same as <<)</pre>
      a >>> b shift a to right by b bits (sign padding)
10
```

Concatenation {

Multi-bit Verilog wires and variables can be clubbed together to form a bigger multi-net wire or variable using *concatenation* operators { and } separated by commas

Concatenation is also allowed to have expression and sized constants as operands in addition to wires and variables

Ahmad Reza Mirzaei

Replication {

When the same expression has to be repeated for a number of times, a replication constant is used which need to be a non-negative number and cannot be x, z or any variable

this constant number is also enclosed within bracers along with the original concatenation operator and indicates the total number of times the expression will be repeated

Ahmad Reza Mirzaei

always @ (event);

design.v

```
end
```


Is one of the *procedural* blocks in Verilog


Statements inside an always block are executed sequentially

The always block is executed at some particular *event*the *event* is defined by *sensitivity list*

```
always @ (event);
      Is the expression that defines when the always block should
      be executed
      Is specified after the @ operator within parentheses ( )
      May contain either one or a group of signals whose value
      change will execute the always block
end
```

```
if ([expression]) begin
   This conditional statement is used to make a decision on whether
   the statement within if block should be executed or not
   If the expression evaluates to be false (0, x, z) the statement
   inside if block will not be executed
end else begin
   If there is an else statement and expression is false then
   statements within the else block will be executed
```





```
design.v
                                         testbench.sv
genvar i;
generate
       for (initial; condition; step) begin
   Allows to multiply module instances or perform conditional
   instantiation of any module
       end
endgenerate
```

```
Thanks; {
    'Do you have any questions?'
           ahmadrezamirzaei38@gmail.com
           <u>ahmadrmirzaei</u>
           <u>ahmadrmirzaei</u>
       in
           ahmadrmirzaei
```

testbench.sv