SAYAC Instruction Set Reference

Developers: Zainalabedin Navabi, Katayoon Basharkhah

Word Formats:

There are two types of SAYAC instruction word format: I-type, R-type.

I-Type Instruction:

I-type instruction word format contains an immediate value embedded within the instruction word.

R-Type Instruction:

R-type instruction word format contains registers for input and results.

Instruction Set Reference

The following pages list all SAYAC instruction mnemonics:

LDR/LDRio

	Opc	ode		Opcode-	Opcode-Extended		rs	1	r_d		
0	0	1	0	0	0	0/1					

LdR / LdRio	Load Registered
Instruction	load from memory or I/O peripheral
Operation	$r_d \leftarrow (r_{s1})$
Assembler Syntax	LdR r _d r _{s1}
Example	LdR r3 r2
Description	Loads register r _d with the desired memory byte at
	the address specified with r _{s1} . If Memory/IO bit is
	one, then it bypasses the memory transfer
Instruction Type	R
Instruction Fields	r _{s1} = Index of source register
	r _d = Index of destination register
	Memory/IO= selection bit for memory or I/O
	peripheral

STR/STRio

	Opc	ode		Opcode-	Extended	Memory/IO	r _{s1}	r_{s1}		r _d			
0	0	1	0	0	1	0/1							

STR / STRio	Store Registered
Instruction	Store to memory or I/O peripheral
Operation	$(r_d) \leftarrow r_{s1}$
Assembler Syntax	STR r _d r _{s1}
Example	STR r3 r2
Description	Stores register r_{s1} to the memory location specified with r_d . If Memory/IO bit is one, then it bypasses the memory transfer
Instruction Type	R
Instruction Fields	r _{s1} = Index of source register r _d = Index of destination register Memory/IO= selection bit for memory or I/O peripheral

JMR

	Opc	code Opcode-Extended				Save PC	r	s1		r	d	
0	0	1	0	1	0	S						

JMR	Jump Registered (Unconditional)
Instruction	Jump to address
Operation	$PC \leftarrow PC + r_{s1}$
	r _d ←PC+1
Assembler Syntax	JMR r _d r _{s1}
Example	JMR r3 r2
Description	Transfers execution to the address contained in register r_{s1} relative to the current instruction pointer. Saves the address of the next instruction in register r_d if the Save PC bit (s) equals to 1. This option is used when returning from interrupts and exceptions.
Instruction Type	R
Instruction Fields	r _{s1} = Index of source register
	r _d = Index of destination register
	s= Option for saving PC contents

JMI

	Opcode Opcode-Extended				Imm [5:0]					r _d					
0	0	1	0	1	1										

JMI	Jump Immediate (Unconditional)
Instruction	Jump to immediate address
Operation	PC← PC + Imm
	r _d ←PC+1
Assembler Syntax	JMI r _d Imm
Example	JMI r3 32
Description	Transfers execution to the address contained in immediate value relative to the current instruction pointer and saves the address of the next instruction in register r_d .
Instruction Type	1
Instruction Fields	r _d = Index of destination register
	Imm = 6-bit signed immediate value

ANR

Opcode				r _{s1}			r	s2	r_{d}			
0	0	1	1									

ANR	AND Registered
Instruction	Logical AND operation
Operation	$r_d \leftarrow r_{s1} \text{ AND } r_{s2}$
Assembler Syntax	ANR $r_d r_{s1} r_{s2}$
Example	ANR r5 r3 r2
Description	Calculates the bitwise logical AND of r _{s1} and rs2
	and stores the result in r_{d} .
Instruction Type	R
Instruction Fields	r _{s1} = Index of source1 register
	r _{s2} = Index of source2 register
	r _d = Index of destination register

ANI

	Орс	ode			lmm	mm[7:0]					r_{d}			
0	1	0	0											

ANI	AND Immediate
Instruction	Logical AND operation
Operation	$r_d \leftarrow r_d$ AND ((0x00) & Imm)
Assembler Syntax	ANI r _d Imm
Example	ANI r5 250
Description	Calculates the bitwise logical AND of r_d and 16-bit concatenated Immediate value, ((0x00) & Imm), and stores the result in r_d .
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	Imm = 8-bit unsigned immediate value

MSI

Opcode				Imm[7:0]								r _d			
0	1	0	1												

MSI	Move Signed Immediate
Instruction	Move low sign extended immediate to register
Operation	$r_d \leftarrow r_d SE (Imm)$
Assembler Syntax	MSI r _d Imm
Example	MSI r5 100
Description	Writes the immediate value, Imm, into the low
	halfword of r _d , and sign extends the higher
	halfword of r _d .
Instruction Type	I
Instruction Fields	r _d = Index of destination register
	Imm = 8-bit unsigned immediate value

МНІ

	Opc	ode			lmm	[7:0]		r _d			
0	1	1	0								

МНІ	Move High Immediate
Instruction	Move high immediate to register
Operation	r _d [15:8]← Imm
Assembler Syntax	MHI r _d Imm
Example	MHI r5 100
Description	Writes the immediate value, Imm, into the high
	halfword of r _d .

Instruction Type	l
Instruction Fields	r _d = Index of destination register
	Imm = 8-bit unsigned immediate value

SLR

Opcode				r,	s1	r _{s2}				r _d				
0	1	1	1											

SLR	Shift Logical Registered
Instruction	Logical Left/Right shift
Operation	$r_d \leftarrow r_{s1} << (\pm r_{s2}[4:0])$
Assembler Syntax	SLR r _d r _{s1} r _{s2}
Example	SLR r ₅ r ₂ r ₃
Description	Shifts r _{s1} by the number of bits specified in r _{s2} [4:0]
	and then stores the result in r_d . Based on the sign
	of r_{s2} [4:0] left (-) or right (+) will be performed.
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	r _{s1} = Index of source1 register
	r _{s2} = Index of source2 register

SAR

Opcode				r,	s1	r _{s2}			r _d			
1	0	0	0									

SAR	Shift Arithmetic Registered
Instruction	Arithmetic Left/Right shift
Operation	$r_d \leftarrow r_{s1} <<< (\pm r_{s2}[4:0])$
Assembler Syntax	SAR r _d r _{s1} r _{s2}
Example	SAR r ₅ r ₂ r ₃
Description	Shifts r _{s1} by the number of bits specified in r _{s2} [4:0]
	and then stores the result in r_d . Based on the sign
	of r_{s2} [4:0] left (-) or right (+) will be performed.
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	r _{s1} = Index of source1 register
	r _{s2} = Index of source2 register

ADD

	Opcode				r,	s1		r,	s2	2		r _d		
1	0	0	1											

ADD	Add Registered
Instruction	Adding two registers
Operation	$r_d \leftarrow r_{s1} + r_{s2}$
Assembler Syntax	ADD r _d r _{s1} r _{s2}
Example	ADD r ₅ r ₂ r ₃
Description	Calculates the sum of r _{s1} and r _{s2} . Stores the result
	in r_d . Used for unsigned addition.
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	r _{s1} = Index of source1 register
	r _{s2} = Index of source2 register

SUB

	Opcode				r	s1		r _{s2}			r _d			
1	0	1	0											

SUB	SUB Registered
Instruction	Subtracting two registers
Operation	$r_d \leftarrow r_{s1} - r_{s2}$
Assembler Syntax	SUB r _d r _{s1} r _{s2}
Example	SUB r ₅ r ₂ r ₃
Description	Subtract r_{s2} from r_{s1} and store the result in r_d .
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	r _{s1} = Index of source1 register
	r _{s2} = Index of source2 register

ADI

	Opc	ode		Imm[7:0]							r	d		
1	0	1	1											

ADI	ADD Immediate
Instruction	Adding Immediate to register
Operation	$r_d \leftarrow r_d + SE (Imm)$
Assembler Syntax	ADI r _d Imm
Example	ADI r ₅ 150
Description	Sign-extends the 8-bit immediate value and adds it to the value of r_d . Stores the sum in r_d .

Instruction Type	ſ
Instruction Fields	r _d = Index of destination register
	Imm = 8-bit unsigned immediate value

SUI

	Орс	ode		Imm[7:0]						d					
1	1	0	0												

SUI	SUB Immediate
Instruction	Subtracting Immediate from register
Operation	r _d ← r _d - SE (Imm)
Assembler Syntax	SUI r _d Imm
Example	SUI r₅ 150
Description	Sign-extends the 8-bit immediate value and subtracts it from the value of r_d . Stores the result
	in r _d .
Instruction Type	I
Instruction Fields	r _d = Index of destination register
	Imm = 8-bit unsigned immediate value

MUL

	Орс	ode		r	s1		r	s2		r	d	
1	1	0	1									

MUL	Multiply Registered
Instruction	Multiplying two registers
Operation	$r_d \leftarrow r_{s1} * r_{s2}$
Assembler Syntax	MUL r _d r _{s1} r _{s2}
Example	MUL r ₅ r ₃ r ₂
Description	Multiplies r _{s1} times r _{s2} and stores the 16 high-order
	bits of the product to r _d .
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	r _{s1} = Index of source1 register
	r _{s2} = Index of source2 register

DIV

Орсо	de			r	s1		r,	s2		r	d	
1	1	1	0									

DIV	Divide Registered
Instruction	Dividing two registers
Operation	$r_d \leftarrow r_{s1} \div r_{s2}$
Assembler Syntax	DIV r _d r _{s1} r _{s2}
Example	DIV r ₅ r ₃ r ₂
Description	Divides r _{s1} by r _{s2} and then stores the integer
	portion of the resulting quotient to r_d .
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	r _{s1} = Index of source1 register
	r _{s2} = Index of source2 register

CMR

	Opc	ode		Opcode-Extended			r,	s2		r	s1	
1	1	1	1	0	0	0						

CMR	Compare Registered
Instruction	Comparing two registers
Operation	If $(r_{s2} > r_{s1})$ then G \leftarrow 1
	If $(r_{s2} < r_{s1})$ then L \leftarrow 1
	If $(r_{s2} = r_{s1})$ then $E \leftarrow 1$
Assembler Syntax	CMR $r_{s1}r_{s2}$
Example	CMR r ₃ r ₂
Description	Compares r _{s1} and r _{s2} and stores the comparison
	result in the corresponding flags
Instruction Type	R
Instruction Fields	r _{s1} = Index of source1 register
	r _{s2} = Index of source2 register

ANI

	Opcode				code-Exter	Imm[4:0]				r	s1			
1	1	1	1	0	0	1								

CMI	Compare Immediate
Instruction	Comparing two registers
Operation	If (SE(Imm) > r_{s1}) then G \leftarrow 1
	If (SE(Imm) $< r_{s1}$) then L \leftarrow 1
	If (SE(Imm) = r_{s1}) then E \leftarrow 1

Assembler Syntax	CMI Immr _{s1}
Example	CMI 30 r ₂
Description	Sign-extends the 5-bit immediate value to 16 bits and compares it to the value of rs_1 and stores the comparison result in the corresponding flags.
Instruction Type	l
Instruction Fields	r _{s1} = Index of source1 register
	Imm = 5-bit unsigned immediate value

BRC

	Opc	ode		Ор	code-Exte	nded	FIB					r _d			
1	1 1 1 1		1	0	1	0									

BRC	Branch Conditional
Instruction	Branch Registered with Condition
Operation	If (FIB) then PC← r _d
Assembler Syntax	BRC FIB r _d
Example	BRC 0x01 r ₂
Description	If Flag Interpretation Bits (FIB) are true, then transfers program control to the instruction at the address specified by register r_d
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	FIB = 5-bit compare flag interpretation bits

BRR

Opcode				Ор	code-Exte	FIB					r _d				
1	1 1 1 1		1	0	1	1									

BRR	Branch Conditional Relative
Instruction	Branch Registered Relative with Condition
Operation	If (FIB) then PC←PC + r _d
Assembler Syntax	BRR FIB r _d
Example	BRR 0x01 r ₂
Description	If Flag Interpretation Bits (FIB) are true, then
	transfers program control to the instruction to
	the address contained in register r _d relative to the
	current instruction pointer.
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	FIB = 5-bit compare flag interpretation bits

SHI

	Opcode				Extended	LA	shir	shimm[4:0]				r _d		
1	1	1	1	1	0	0/1								

SHI	Shift Arithmetic/Logical Immediate
Instruction	Arithmetic Logical shift with immediate
Operation	$r_d \leftarrow r_d << (\pm \text{ shimm}) \text{ if } (LA=0)$
	$r_d \leftarrow r_d <<< (\pm \text{ shimm}) \text{ if (LA=1)}$
Assembler Syntax	SAR r _d r _{s1} r _{s2}
Example	SAR r ₅ r ₂ r ₃
Description	Shifts r _d by the number of bits specified in shimm
	and then stores the result in r_d . Based on the sign
	of shimm left (-) or right (+) will be performed. If
	the value of LA equals to zero and one, logical and
	arithmetic shift is done respectively.
Instruction Type	I
Instruction Fields	r _d = Index of destination register
	shimm=5-bit immediate value for shift

NTR

	Opcode			Opco	de-Exte	ended	1/2C	r _{s1}				r _d			
1	1	1	1	1	1	0	0/1								

NTR	Not Registered
Instruction	Logical NOT
Operation	$r_d \leftarrow 1$'s complement (r_{s1}) if $(1/2C=0)$
	$r_d \leftarrow 2$'s complement (r_{s1}) if $(1/2C=1)$
Assembler Syntax	NTR r _d r _{s1}
Example	NTR r ₅ r ₂
Description	Based on the value of $1/2C$ being 0 and 1, calculates 1's and 2's complement of register r_{s1} respectively and stores the value in register r_{d}
Instruction Type	R
Instruction Fields	r _d = Index of destination register
	r_{s1} = Index of source register
	1/2C=Selection between 1's and 2's complement

NTD

Opcode				Opco	Opcode-Extended			r _d			
1	1	1	1	1	1	1	0/1				

NTD	Not Registered			
Instruction	Logical NOT			
Operation	$r_d \leftarrow 1$'s complement (r_d) if $(1/2C=0)$			
	$r_d \leftarrow 2$'s complement (r_d) if $(1/2C=1)$			
Assembler Syntax	NTD r _d			
Example	NTD r ₅			
Description	Based on the value of 1/2C being 0 and 1,			
	calculates 1's and 2's complement of register r_{d}			
	respectively and stores the value in register r_{d}			
Instruction Type	R			
Instruction Fields	r _d = Index of destination register			
	1/2C=Selection between 1's and 2's complement			

Instruction Summary

[15:12]	[11] [10]	[9]	[8]	[7] [6]	[5]	[4]	[3:0]	Instruction	Notation		
0000	Reserved										
0001		Reserved									
0010	00	0		rs1			rd	LDR	rd <= (rs1) From memory		
		1							rd <= (rs1) From I/O		
	01	0		rs1				STR	(rd) <= rs1 To memory		
		1							(rd) <= rs1 To I/O		
	10	S		rs1				JMR	PC<= PC + rs1		
									Rd <= PC + 1 if s = 1		
	11	imm					rd	JMI	PC<= PC + imm		
									rd <= PC + 1		
0011	rs1 rs2						rd	ANR	rd <= rs1 AND rs2		
0100	imm						rd	ANI	rd <= rd AND USE(imm)		
0101	imm						rd	MSI	rd <= SE(imm)		
0110	imm						rd	MHL	rd [15:8] <= imm		
0111	rs1 rs2						rd	SIR	rd <= rs1 LS <u>+</u> rs2		
1000	rs1 rs2						rd	SAR	rd <= rs1 AS <u>+</u> rs2		
1001	rs1			rs2		rd	ADR	rd <= rs1 + rs2			
1010	rs1			ĺ	rs2		rd	SUR	rd <= rs1 – rs2		
1011	imm						rd	ADI	rd <= rd + SE(imm)		
1100	imm						rd	SUI	rd <= rd - SE(imm)		
1101	rs1		rs2		rd	MUL	rd <= rs1 * rs2				
1110	rs1				rs2		rd	DIV	rd <= rs1 / rs2		
1111	00 0			1	rs2		rs1	CMR	flags <= compare(rs1,rs2)		
		1		imm	1		rs1	CMI	flags <=		
									compare(rs1,SE(imm))		
	01 0 fla		fla	g interpretation bits			rd	BRC	PC <= rd if flag is active		
	1 flag interpretation 10 0 shim 1 shim			g interpretation bits			rd	BRR	PC <= PC + rd if flag is active		
				1		rd	SHI	$rd \le rd LS \pm shim$			
				shim	shim r				rd <= rd AS± shim		
	11	11 0 0		rs1		rd	NTR	rd <= 1's complement(rs1)			
	1 0		1						rd <= 2's complement(rs1)		
			0					NTD	rd <= 1's complement(rd)		
	1								rd <= 2's complement(rd)		