
5. (4) Fill in the truth table based on the following timing diagram. Assume no delays in the circuit.



A	В	C	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	Ĩ	1
1	Ĩ	0	1
1	1	1	0