## **Homework 3 Written**

The pdf you submit must look exactly like this with the answers and all supporting works shown on the the page with the question.

Last Name

First Name

Student ID

Waneed Myrammad 912741425

Partner Last Name

Partner First Name

Partner Student ID

Magno

Mathew 9/33 66789


available fil = T required fit = JK


## 1. (5 points) Create a JK Flip-Flop using only a T Flip-Flop and basic logic gates.

Characteristics table for J.K


Charactering	7 - 200 7 - 1	0 -			
JK	State	/· Next	Current S	test T	Next-State
0 0	0	0	0	0	0
0 1	0	Ò	0		
0 1	1	Ö	1	0	-
1 0	1	<u>)</u>	1	J	0
· 1	0	1	Strita	tion Tab	10
T. 112152 h	able to T	0			
Excitation t	tate for 1		Curren+So	HP NOKTY	926
J K (4,	19n+ /	^		0	0
000	0 0			0	1
0 0	_		1	1	0
0 1 1	1	5/5		۶۶	eample
1 0 0		- 00	0 0 1 11	10	
	)		20 101	0	
	1 1				-
1					-T/n1
		<u> </u>	1= K(	State) T	J (Nyate)
K-LI					
1-		7	Current S	state	
T ;		) ·  >0	Next Star	40	
J					
		/			

2. (5 points) Create an SR Flip-Flop using only a D Flip-Flop and basic logic gates.







5	R	$Q_n$	Onti
0	0	9	0
0	0	(	1
Ō	1	0	0
0000	· 		0
1	0	0	1
1	0	1	1
}	1	χ	-/
i	1	×	X .




3. (5 points) Implement the **simplest** circuit possible using **JK Flip-Flops** based on the following transition table.

Current State/Encoding	Input	Next State	Output	
00	0	11	1	
00	1	10	0	
01	D	00	0	
10	0	10	0	
10	1	11	0	
11	0	01	1	
11	1	00	1	






4. (5 points) Derive the **minimal** state table for a single input, single output **Moore** model FSM that outputs 1 whenever it detects either 110 or 101 in the input sequence. Overlapping sequences should be detected. For example if the input is 1101 then the output would be 00011 (Don't forget that the output of a Moore is delayed 1 clock cycle behind the input.




## 5. (5 points) Repeat number 4 but for a Mealy model FSM.



C ympat State	Input	Next State	Output
00	0	00	0
00	1	01	0
01	0	10	0
01	1	1 1	0
\	0	10	
1 1	1	11.	0
10	0	00	0
10	1	00	1

6. (5 points) Given the propagation delays contained in the table below and that the setup time for a D Flip-Flop is 3ns determine the length of the worst case path and the maximum clock frequency for the following circuit.



May. Clock frequence = 109 Hz