
TLM Analysis port Analysis imp port



TLM Analysis port and analysis imp port enable broadcasting a transaction to one or many components. This implementation shows connecting an analysis port to an analysis imp port.

Implementing analysis port in comp a

```
//Step-1. Declaring analysis port
  uvm_analysis_port#(transaction) analysis_port;

//Step-2. Creating analysis port
  analysis_port = new("analysis_port", this);

//Ste-3. Calling write method
  analysis port.write(trans);
```

Verify the above steps in component_a class and also observe the places where these steps have been implemented.

Implementing analysis imp_port in comp_b

```
//Step-1. Declaring analysis imp port
  uvm_analysis_imp#(transaction,component_b) analysis_imp;

//Step-2. Creating analysis imp_port
    analysis_imp = new("analysis_imp", this);

//Step-3. Implementing write method
  virtual function void write(transaction trans);
    `uvm_info(get_type_name(),$sformatf(" Inside write method.
Received trans On Analysis Imp Port"),UVM_LOW)
    `uvm_info(get_type_name(),$sformatf(" Printing trans, \n
%s",trans.sprint()),UVM_LOW)
  endfunction
```

Verify the above steps in component_b class and also observe the places where these steps have been implemented.

Connecting analysis port and analysis imp port in basic test

```
function void connect_phase(uvm_phase phase);
  //Connecting analysis port to imp port
  comp_a.analysis_port.connect(comp_b.analysis_imp);
endfunction : connect phase
```

Run the <code>basic_test.sv</code> file and observe the output. Transaction should be sent from component_a to component_b.

Task 1


Submit the screenshot of output of the above run.

For next tasks Submission

Make a directory with the name "Task2/Task3/Task4" and move all the code files in them and then start working (some files will remain the same). (The whole folder along with the snapshot of the output are the submission for the respective task)

Task 2

TLM Analysis port multi Analysis imp port



= analysis port = imp

This task requires connecting analysis port to multiple analysis imp ports.

comp_a

This component will remain the same for this task.

Implementing analysis imp_ports in comp_b

This component will be implemented by following the below mentioned steps

1. define the analysis_imp_ports using macro

```
`uvm_analysis_imp_decl(port_identifier)

//port_identifier is the user defined name to differentiate the imp ports
```

defining ports with the name __port__a and __port__b

```
`uvm_analysis_imp_decl(_port_a)
`uvm analysis imp decl( port b)
```

2. Declare the analysis ports

```
uvm analysis imp<> #(t,T) port name;
```

declaring two ports using the above syntax,

```
uvm_analysis_imp_port_a #(transaction,component_b)
analysis_imp_a;
uvm_analysis_imp_port_b #(transaction,component_b)
analysis imp b;
```

```
3. Creating the analysis ports
    analysis imp a = new("analysis imp a", this);
    analysis imp b = new("analysis imp b", this);
4. Implement the write methods for each port,
function void write port identifier;
Implementing write methods with the above syntax,
Method for analysis_imp_a
virtual function void write port a(transaction trans);
  `uvm info(get type name(),$sformatf(" Inside write port a
method.Received trans On Analysis Imp Port"), UVM LOW)
  `uvm info(get type name(),$sformatf(" Printing trans, \n
%s", trans.sprint()), UVM LOW)
endfunction
```


Method for analysis_imp_b

```
virtual function void write_port_b(transaction trans);
  `uvm_info(get_type_name(), $sformatf(" Inside write_port_b method.Received trans On Analysis Imp Port"), UVM_LOW)
  `uvm_info(get_type_name(), $sformatf(" Printing trans, \n %s", trans.sprint()), UVM_LOW)
endfunction
```

Connecting Analysis port with the imp ports in basic test

```
function void connect_phase(uvm_phase phase);
  //Connecting analysis_port to imp_ports
  comp_a.analysis_port.connect(comp_b.analysis_imp_a);
  comp_a.analysis_port.connect(comp_b.analysis_imp_b);
endfunction : connect_phase
```

TLM Analysis port multi Analysis imp port multi component



This task requires connecting the same analysis port to analysis imp ports of multiple components.

comp_a

This component will remain the same for this task.

comp_b


This component will remain the same for this task.

Basic_test

For this class, we have to create two objects of comp_b and then connect all the imp ports (total 4, 2 for each object) with the single analysis port of comp_a.

Task 4

TLM Analysis FIFO



= Analysis port = imp

TLM Analysis FIFO enables the implementation of FIFO in consumers and connects it directly to the analysis port.

comp_a

This component will remain the same for this task.

comp_b

This component will be implemented by following the below mentioned steps

```
//Step-1. Declaring analysis FIFO
uvm tlm analysis fifo # (transaction) analysis fifo;
```

```
//Step-2. Creating analysis FIFO
  analysis_fifo = new("analysis_fifo", this);

//Step.3 - Getting trans from FIFO (in run_phase)
  analysis fifo.get(trans);
```

Connecting analysis port and analysis FIFO in basic_test

```
//Connecting analysis port to analysis FIFO (in connect_phase)
comp_a.analysis_port.connect(comp_b.analysis_fifo.analysis_expor
t);
```