test id	hdd section	test name	test status	description or objective of test	stimulus geneation procedure	test passes when	test fails when	checking procedure
					HTRANS to 2'b10 (indicating a non-sequential transfer) HWRITE to 0 (indicating a read operation) HRESET to 1 (de-asserting the reset state)	The HRDATA signal provides the correct data from the specified		
test_001		read_single_byte_nonseq_single_Htransfer	Pass	Basic Read Data (Byte Sized)	HADDR to the random address of memory HSIZE to one of {0, 1, 2} (specifying the data size here it is 0) HBURST to 3'b000 (indicating a single transfer burst) HPROT to 4'b0001 (Data access)	address, and the HRESP signal is set to 0, indicating an "OKAY" response.	HRDATA does not provide the correct data from the address	The `HRDATA` signal fails to deliver the correct data from the specified address.
test_002		write_single_byte_nonseq_single_Htransfer	Pass	Basic Write Byte Sized	HTRANS to 2'b10 (indicating a non-sequential transfer) HWRITE to 1 (indicating a write operation) HRESET to 1 (de-asserting the reset state) HADDR to the random address of memory HSIZE to one of {0, 1, 2} (specifying the data size here it is 0) HBURST to 3'b000 (indicating a single transfer burst) HPROT to 4'b0001 (Data access)	The `HWDATA` signal is written to the memory at the specified address.	the memory at the	Store the same data in a dummy memory at the corresponding address. Next, read the value from the original memory at the specified address and compare it with the data in the dummy memory to ensure consistency.
test_003		write_single_halfword_nonseq_single_Htransfer		Basic Write Half-Word Sized	HTRANS to 2'b10 (indicating a non-sequential transfer) HWRITE to 1 (indicating a write operation) HRESET to 1 (de-asserting the reset state) HADDR to the random address of memory HSIZE to one of {0, 1, 2} (specifying the data size here it is 1) HBURST to 3'b000 (indicating a single transfer burst) HPROT to 4'b0001 (Data access)	The `HWDATA` signal is written to the memory at the specified address.	The `HWDATA` signal is not correctly written to the memory at the	Store the same data in a dummy memory at the corresponding address. Next, read the value from the original memory at the
test 004		Reset Single Transfer Test	Pass	In reset mode, the transfer mode switches to 0 (IDLE), preventing any read or write operations until the reset signal is deasserted.	HRESET=0	During the reset phase, the slave must guarantee that the HREADYOUT signal remains HIGH and that the memory is initialized to a predetermined known state.	If HREADYOUT is not HIGH and the memory has not been initialized, the system may not function as intended.	Upon reset, both the testbench and the DUT memories are initialized to the value "00000000" Consequently, all addresses will contain the same data word until a different value is written following the deassertion.
1631_004		neset single fransier lest	1 033	asserteu.	TINESET = 0	The slave does not perform any read or	intenueu.	ussettion.
test 005		HSFLy Test (Slave Select Test)	Pacc	Verifies the operational integrity of the	HSFI =0	write operations, and HRDATA is returning a	If the slave executes	Using waveform
test_005		HSELx Test (Slave Select Test)	Pass	Verifies the operational integrity of the selection bit for HSEL (Slave Enable).	HSEL=0	· ·	If the slave executes any operation.	Using waveform

			T	LITEANIC to 21/244 and 21/240 /indicating a group or convential and are			1
				HTRANS to 2'b11 and 2'b10 (indicating a non-sequential and seq	The LIDDATA autout		NA/site LINA/DATA to form
				transfer)	The HRDATA output	The LIDDATA maked and a	Write HWDATA to four
				HWRITE to 0 or 1 (indicating a read/write operation)	from the Design Under	The HRDATA retrieved	distinct addresses, then
				HRESET to 1 (de-asserting the reset state)	Test (DUT) at each	from the specified	transition to Reading mode.
				HADDR to 0x20, 0x24, 0x28, 0x2C	address must match the		Sequentially perform the
				HSIZE to one of {0, 1, 2} (specifying the data size here it is 2)	HWDATA that was	correspond to the	reading process for each
			Conducts a write/read burst test where the	HBURST to 3'b010 (indicating a Wrap 4 burst)	written to that specific	HWDATA that was	address and verify the results
test_006	WRAP4 Burst Transfer Test for Word	Pass	address is aligned to a 16-byte boundary.	HPROT to 4'b0001 (Data access)	address.	written to that address.	against the reference model.
				HTRANS to 2'b11 and 2'b10 (indicating a non-sequential and seq			
				transfer)	The HRDATA output		Write HWDATA to four
				HWRITE to 0 or 1 (indicating a read/write operation)	from the Design Under	The HRDATA retrieved	distinct addresses, then
				HRESET to 1 (de-asserting the reset state)	Test (DUT) at each	from the specified	transition to Reading mode.
				HADDR to 0x1, 0x2, 0x3, 0x4	address must match the	address does not	Sequentially perform the
			Conducts a Write/Read BURST test in which	HSIZE to one of {0, 1, 2} (specifying the data size here it is 0)	HWDATA that was	correspond to the	reading process for each
			the address increments with each beat of the	HBURST to 3'b011 (indicating a 4 beat incrementing burst)	written to that specific	HWDATA that was	address and verify the results
test_007	Increment 4 Burst Test for Byte Transfers	Pass	byte transfer	HPROT to 4'b0001 (Data access)	address.	written to that address.	against the reference model.
				HTRANS to 2'b11 and 2'b10 (indicating a non-sequential and seq	The HRDATA output	The HRDATA retrieved	Write HWDATA to four
				transfer)	from the Design Under	from the specified	distinct addresses, then
				HWRITE to 0 or 1 (indicating a read/write operation)	Test (DUT) at each	address does not	transition to Reading mode.
			Conducts a Write/Read BURST test in which	HRESET to 1 (de-asserting the reset state)	address must match the	correspond to the	Sequentially perform the
			the address increments with each beat of the	HADDR to 0x2, 0x4, 0x6, 0x8	HWDATA that was	HWDATA that was	reading process for each
test_008	Increment 4 Burst Test for Half-Word Transfers	Pass	half-word transfer	HSIZE to one of {0, 1, 2} (specifying the data size here it is 1)	written to that specific	written to that address.	address and verify the results
				HTRANS to 2'b11 and 2'b10 (indicating a non-sequential and seq			
				transfer)	The HRDATA output		Write HWDATA to four
				HWRITE to 0 or 1 (indicating a read/write operation)	from the Design Under	The HRDATA retrieved	distinct addresses, then
				HRESET to 1 (de-asserting the reset state)	Test (DUT) at each	from the specified	transition to Reading mode.
				HADDR to 0x4, 0x8, 0xC, 0x10	address must match the	address does not	Sequentially perform the
			Conducts a Write/Read BURST test in which	HSIZE to one of {0, 1, 2} (specifying the data size here it is 2)	HWDATA that was	correspond to the	reading process for each
			the address increments with each beat of the	HBURST to 3'b011 (indicating a 4 beat incrementing burst)	written to that specific	HWDATA that was	address and verify the results
test_009	Increment 4 Burst Test for Word Transfers	Pass	word transfer	HPROT to 4'b0001 (Data access)	address.	written to that address.	against the reference model.
			This test involves an alternate byte				
			write/read operation using incrementing				Write the HWDATA to a
			addresses. Initially, a value is written to a	HTRANS to 2'b10 (indicating a non-sequential transfer)			designated address, and then
			specific address, followed by reading from	HWRITE to 1 or 0 (indicating a Write/Read operation)			verify the HRDATA value at
			that same address to verify that the data has	HRESET to 1 (de-asserting the reset state)	HRDATA returns the	The data read from the	
			been accurately stored in the DUT. At the	HADDR to the random address of memory	data that matches the	specified address does	subsequent clock cycles to
			conclusion of each operation, the address is	HSIZE to one of {0, 1, 2} (specifying the data size here it is 0)	value previously written	not match the data	ensure correctness. This
			updated to facilitate writing to a different	HBURST to 3'b000 (indicating a single transfer burst)	to the corresponding	that was previously	validation can be performed
test_010	Write/Read Test for Byte	Pass	location during the next cycle.	HPROT to 4'b0001 (Data access)	address.	written.	through simulation.
1	Times, nead reserve byte	. 300			1	1	5 4 5 11 3 11 14 14 15 11

			This test involves an alternate half-word				
			write/read operation using incrementing				Write the HWDATA to a
			addresses. Initially, a value is written to a	HTRANS to 2'b10 (indicating a non-sequential transfer)			designated address, and then
			specific address, followed by reading from	HWRITE to 1 or 0 (indicating a Write/Read operation)			verify the HRDATA value at
			that same address to verify that the data has	HRESET to 1 (de-asserting the reset state)	HRDATA returns the	The data read from the	that same address in
			been accurately stored in the DUT. At the	HADDR to the random address of memory	data that matches the	specified address does	subsequent clock cycles to
			conclusion of each operation, the address is	HSIZE to one of {0, 1, 2} (specifying the data size here it is 1)	value previously written	not match the data	ensure correctness. This
			updated to facilitate writing to a different	HBURST to 3'b000 (indicating a single transfer burst)	to the corresponding	that was previously	validation can be performed
test_011	Write/Read Test for Half Word	Pass	location during the next cycle.	HPROT to 4'b0001 (Data access)	address.	written.	through simulation.
			This test involves an alternate word				
			write/read operation using incrementing				Write the HWDATA to a
			addresses. Initially, a value is written to a	HTRANS to 2'b10 (indicating a non-sequential transfer)			designated address, and then
			specific address, followed by reading from	HWRITE to 1 or 0 (indicating a Write/Read operation)			verify the HRDATA value at
			that same address to verify that the data has	HRESET to 1 (de-asserting the reset state)	HRDATA returns the	The data read from the	that same address in
			been accurately stored in the DUT. At the	HADDR to the random address of memory	data that matches the	specified address does	subsequent clock cycles to
			conclusion of each operation, the address is	HSIZE to one of {0, 1, 2} (specifying the data size here it is 2)	value previously written	not match the data	ensure correctness. This
			updated to facilitate writing to a different	HBURST to 3'b000 (indicating a single transfer burst)	to the corresponding	that was previously	validation can be performed
test_012	Write/Read Test for Word	Pass	location during the next cycle.	HPROT to 4'b0001 (Data access)	address.	written.	through simulation.

assertion description						

_			