NATIONAL UNIVERSITY OF COMPUTER AND EMERGING SCIENCES PROGRAM: SOFTWARE ENGINEERING



OPERATING SYSTEMS THEORY ASSIGNMENT-01

SUBMITTED BY:

Name: Ahmed Ali

Roll No: 22P-9318

INSTRUCTOR NAME: Sir Usman Malik
A DEPARTMENT OF COMPUTER SCIENCE

NAME: AHMED ALT
ROLL NO: 22P-9318
SECTION: 135(SE)-573

=> ASSIGNMENT OY

-> OPERATING SYSTEMS THEORY.

QUESTION NUMBER - 01

a) HOW DOES CPU-INTERFACE WITHTHE DEVICE TO CO-ORDINATE
THE TRANSFER:

The CPU Interface with the device through a DMA controller; The process is as follow:

i) The CPU initializes DMA CONTROCCER by setting up the source Ex destination addresses, the Amount of Dala to be transferred and direction of the transfer (whether it's from memory to device or from device to memory)

2) After initialization, the DMA controller takes over the transfer process, directly man asing the data movement blus device & memory, freeing the CPU from handling individual 1/0 devices requests.

(b) HOW DOES CPU KNOWS WHEN THE MEMORY OPERATIONS ARE COMPLETE?

=> In DOMA operations, cpu is informed about the completion of dota transfers through interrupts.

=> Once the DMA operation controller competes the transfer of data block it sends an interrupt signal to the CPU.

=> This interrupt signals, CPU Inat the DMA operation has finished, allowing (the) the CPU to take any necessary post-processing steps.

The interrupt mechanism is crucial for efficient CPU utillization, as it allows the CPU to perform other tasks while the data is being transferred by the DMA condroller.

DMA can cause some interfevence with the execution of programs, through this interfevence is generally minimal but possible forms of interfevence includes:

- complete, the cpu recieves an interrupt, which briefly pauses the execution of the current program to handle the DMA completion. This, switch a most introduces a small delay in (context) user program execution.
- => BUS ARBITRATION: During the DMA transfer both the CPU & DMA controller may compete for access to the memory bus.

when the DMA controller is using bus for data transfithe CPU cannot access memory, which can make a little delay in CPU operations. This concept in memory bus is called eyele Stealing, as the DMA controller efficiely "steals" memory cycles from CPU.

·2-40.02

SYMMETRIC PROCESSING:

- ·) Each processor performs all tasks.
- 1) All processors have equal access to memory & 1/0 devices.
- 2) Each processor performs lasks from the operating system Independently.
- 3) workload is distributed everly among processors, improving performance & efficiency.

ASYMMETRIC PROCESSING:

- .) Each processor is assigned specie lask.
- A moister-slave relation ship exists b/w processors. 1)
- The master processor controls the system & assigns lasks to solve slave processors
- Only the master processor occesses the operating system, 3) while slave processor execute the lastes assigned to Inem.

DIFFERENCES;

=> CONTROL:
SMP: All processors shave control. AMP: One processor (master) control others (slaves) 3) HIGHER POWER CONSUMPTIONS => WORK DISTRIBUTION:

SMP: Processors shave lasks equally AMP: Master assigns lasks to slaves.

=> SYSTEM COMPLEXITY;

SMP: More complex due to equal laste distribute.

AMP: Simpler as the master controls the system.

MULTAPROCESSOR SYSTEMS:-

=> DEFINITION:Multiprocessor systems use 2 or more
processors to perform lastes concurrently. These processors share
memory & are connected to improve performance, reliability
& processing power.

·) involve multiple CPU's Inai can execute processors in pavallel.

=> Advantages:

- 1 INCREASED THROUGHPUT: Move processor lead to better overall system performance & Joseph task completion.
- D FAULT TOLERANCE: If one processor jails, other can suke over, improving reliability.
- 3 Cost EFFIRCIENCY: Sharing resources like memory & 1/0 devices reduced system cost-
- 9 SCALABILITY: Adelitional processors can be added to harolle more lessus as needed.

=> DISADVANTAGES:

- 2 COMPLEXITY: Manazing multiple processors requires sophisticated software support.
- 2 RESOURCES CONTENTION: processors may compete jor shared resources, leading to potential bottlenecus.
- 3) HIGHER POWER CONSUMPTION: Move processor consume more power which can increase operational costs.

2- NO-03

PURPOSE OF INTERRUPTS:

Interrupts are used to Gansfer control to the operating system in response to events that their occur asynchronously to the current instruction execution. Their main purpose include:

- => 1/0 HANDLING: Devices like disks & network interfaces
 send interrupts when they are ready for data transfer, signaling
 the OS to stop its current activity & handle the event
- -> IMPROVING EFFICIENCY: Instead of constantly pulling hardware devices, The CPU can execute There other instructions while waiting for an interrupt, thus using it's time more efficiently.

-> WHEN AN INTERRUPT OCCURS:

The CPU:

- 1) stop it's current activities.
- 2) saves the state of the current process.
- 3) Transfer control to a predetermined interrupt service

routine to handle the event.

DIFFERENCE BYW A TRAP EP AN INTERRUPT:

·) SOURCE :

- => INTERRUPT: Generated by external handware devices such as 1/0 devices or limers.
- => TRAPI A software generated interrupt caused by an error (e.g division by zero) or a specific request from a program (system call)
- .) ASYNEHRONOUS VS SYNCHRONOUS:
 - => INTERRUPT: Asynchronous meaning, et can happen at any time, desardless of the current state of CDU.
 - => TRAP. Synchronous, meaning it is briggered by the execution of an instruction in the current process.

·) PURPOSE:

=> INTERRUPT: Signals the need for the attended to an (extend) event, such as 1/0 completion or atimer intermed (external)

=> TRAP: Usually used to hundle software errors or to execute system calls.

-> CAN TRAPS BE GENERATED INTENTIONALLY BY A USER PROGRAM:

Ves, Trops can be general ed, by a user program, lypically in the Jorn of system calls.

=> System calls are mechanism for a program to request services from the operating system hernal that it does not have the privilege to execute directly; such as:

- => 10 OPERATIONS: (eg; reading or writing)
- => PROCESS CONTROL (e.g.; creating or lerminating a process)
- => MEMORY MANAGEMENT: (eig; allocating or greeing memory)

These system calls generate traps, which transfer control from user mode to kernal mode, where the O.S can safely execute the requested operation. This ensures that user programs cannot directly access hardware or critical system resources, main taining system stability and security.

ether a-No. 4

- Magnetic Topes

- -> Optical clisks
- -> Hard disk drives
- > Non-Valatile Memory
- -> Main memory (RAM)
- → Cache Memory
- -> Registers

SLOWEST

> MULLI MOCESS

PROCESSING UNITS.

FASTEST 3 3 3 AT

Q-NO.05

MULTIPROGRAMMING SYSTEMS:

- .) DEFINITION; A system where multiple programs are budged into memory & executed simultaneously by CPU.
- ·) KEY-FEATURE: CPU switches blu programs to maximize resource utillization, but only one process runs at any given lime.
- .) GOAL: Increase CPV utilization by reclucing totle Time through lask
- .) CPU count: Involves a Single CPU Inat bandles multiple jobs by switching blu enem.

MULTIPROCESSING SYSTEMS: and spend .) DEFINITION: A system ened uses 2 or more CPUS (processors) perform multiple lasks concurrently. RED .) KEY FEATURE: can execute different processes simultaneously, and true parallelism. .) GOAL: To enhance processing power, speed & reliability by using more enous one CPU. .) CPU COUNT: Involves multiple CPU's each capable of executing lastes Independently. KEY DIFFERENCES: 1 PROCESSING UNITS: => MULTIPROGRAMMING: Single COU => MULTI PROCESSING: Multiple CPU TASK EXECUTION: (2) M. PROGRAMMING: CPU switches blu lastes M. PROCESSING: Multiple tasks run in parallel on different 5 GOAL: M. PROGRAMMING: Maximize CPU utillization by minimizing idle Ime. M. PROCESSING: Increase overall processing power & speed.

REASONS - WHY CACHES ARE USEFUL:

SPEED ENHANCEMENT. Caches store frequently accessed data closer to CPU, allowing much faster class access compared to retrieving data from slower memory (e.g. main memory or cliste). This improves overall system performance by reducing the lime the CPU spends waiting for data.

Q NO. 07

2) REDUCED CATENCY: By storing recently accessed or frequently used data, caches help minimize latency in data retrieval, allowing the cou to process information more efficiently.

PROBLEMS CACHES SOLVE:

- i) SLOWER MEMORY ACCESS: caches help bridge the speed gap blw the coul & slower memory / storage devices (like RAM, hdcl), reducing time spent on accessing data
- 2) FREQUENT PATA REACCESS: Caches optimize systems by keeping recently used for prequally needed data close to the open, reducing the need to repeatedly access slower storage systems.

 PROBLEMS CACHES CAUSE:
- 1) INCREASED COMPLEXITY: Managing a cache requires additional hourdwave & software complexity, including cache coherence, exiction policies & managing consistency blu line cache & main memory.
- 2) CACHE MISS PENALTY: if data is not found in Coche (a "cache Miss"), The system must retrieve if from slower memory, mowhich may lead to performance degradation, especially if cache misses are frequent.

> WHY NOT MAKE CACHE AS LARGE AS DEVICE & ELIMINATE DEVICE:

- 1) COST: Coches memory are more expensive from RAM or clish storage, so making a large cache would be costly.
- 2) TECHNOLOGY CONSTRAINTS: coone use juster, smaller technology, & scaling them up would be negating their speed advantage.
- 3) POWER CONSUMPTION: large cache consume more power, leading to inefficiencies, especially in low power devices
- 4) OIMINISHING RETURNS: Increasing couche size offers little performance gain heyord a certain part, making large caches in efficient.

Survey Control

Q NO. 07

KEY DIFFERENCES B/W CUENT-SERVER & PEER TO PEE (Pap) MODELS;

- =) CONTROL & MANAGEMENT:
 - -> CLIENT SERVER: centeralized control; line server manages dala, services and resources. Clients rely on the server for all requests.
- => P2P: Decenteralized control; each peer manages ils own resources and can act as both a client and a server.
- => SCALABILITY:
 - => CUENT SERVER: Limited by server capacity; as line number of clients increases, the server can become a bottle neck
 - =) Pap: Highly Scalable: more peers distribute the load & share resources, making it easier to scale without a central bottle neck.
- -) RESOURCE SHARWING RELIABILITY:
 - => CLIENT SERVER: if server goes down, client lose access to service.
 - => P2P: if one peer jails, other can still provide services. (more resilent)
- => RELIABINATIVE RESOURCE SHPRING:
 - =) CLIENT SERVER: Resources and data are stored on the server Ex elsents request access.
 - => P2P: Resources are distributed across peers, with each peer shaving resources with others.
- COMMUNICATION:

CLIENT SERVER: Communication is Typically oneway, from clients to server. Pap: 2 way communication with press both sending & recieving data 3) POWER CONSUMPTION: LOWIS COURSE

A Choupshire Se were

Se NO.8

RE URPOSE OF SYSTEM CAUS:

System calls provide

Aing system, allowing manage system calls provide an interface blus user application & The operating system, allowing programs to request services such as The operation, memory managemal & process control from the OS.

> RECATION TO THE OS: System calls how the OS to manage hardware resources & perform privileseel teisks on behalf of user programs, ensuring secure & controlled access to system resources.

RELATION TO DUAL - MODE OPERATION ..

- O USER MODE: Regular application huns with limited privileges, ensuring they cannot directly access hardware or critical OS resources.
- Q KERNAL MODE: System calls transition the CPU from User to kernal mode, giving the OS jull controlt to safely execute sensetive operations like interacting with hardware.