

Basic Mano Computer With Verilog

Team Member

	Name	No.
1	Ahmed Shaaban Radwan	18
2	Omar Nader Elgammal	110
3	Mohamed Sameeh Ellaban	149
4	Mustafa Ali Hussin	179
5	Mostafa Mahmoud Rahma	118
6	Mohanad Emad Abomera	187
7	Nadine Ayman Alsaiedy	190

About The Project

- Components

1. CLK
2. Memory
3. AR
4. PC
5. DR
6. AC
7. IR
8. SC
9. ALU
10. MUX
11. Decoder
12. Encoder

- Instructions

1. LDA (load accumulator from memory)
2. AND (bitwise AND)
3. ADD (addition)
4. INC (increment accumulator)
5. CMA (complement accumulator)
6. CLA (clear accumulator)
7. CME (complement E)

Control functions and Micro operation for the Basic computer.

Fetch	R'T ₀ :	$AR \leftarrow PC$
	R'T ₁ :	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	R'T ₂ :	$D_0, \dots, D_7 \leftarrow \text{Decode } IR(4-6),$
		$AR \leftarrow IR(0-3), I \leftarrow IR(7)$
Indirect	D' ₇ /T ₃ :	$AR \leftarrow M[AR]$

→ Memory – Reference:

AND	D ₀ T ₄ :	$DR \leftarrow M[AR]$
	D ₀ T ₅ :	$AC \leftarrow AC \wedge DR, SC \leftarrow 0$
ADD	D ₁ T ₄ :	$DR \leftarrow M[AR]$
	D ₁ T ₅ :	$AC \leftarrow AC + DR, E \leftarrow CQW, SC \leftarrow 0$
LDA	D ₂ T ₄ :	$AC \leftarrow M[AR]$
	D ₂ T ₅ :	$AC \leftarrow DR, SC \leftarrow 0$

→ Register – Reference:

D₇/T₃ = r (common to all register – reference instructions)

IR(i) = B_i (i = 0, 1, 2, 3)


	r:	$SC \leftarrow 0$
CLA	rB ₁ :	$AC \leftarrow 0$
INC	rB ₂ :	$AC \leftarrow AC + 1$
CMA	rB ₃ :	$AC \leftarrow \sim AC$

Project Designs

SUBJECT : _____

DATE : / /

* Instruction Register



* Design Read in memory.

$$RT_1 : IR \leftarrow M[AR]$$


$$\overline{D_7}T_5 : AR \leftarrow M[AR]$$

$$D_0T_4 : DR \leftarrow M[AR]$$

$$D_1T_4 : DR \leftarrow M[AR]$$

$$D_2T_4 : DR \leftarrow M[AR]$$

$$Read = \overline{RT_1} + \overline{D_7}T_5 + T_4(D_0 + D_1 + D_2)$$




SUBJECT : _____


DATE : / /

* AR → Address Register

Load Design in AR




* Common bus Design



SUBJECT : _____

DATE : / /


* Design CLR and INC in PC .



* Design SC

$$R.T_2 + D_0T_5 + D_1T_5 + D_2T_5 + D_3T_4 + D_7\bar{J}T_3$$

$$= R.T_2 + (D_0 + D_1 + D_2)T_5 + D_3T_4 + D_7\bar{J}T_3$$




SUBJECT: _____

DATE: / /


* Design LD in DR.

$$LD = T_4(D_0 + D_1 + D_2)$$



* CLK Design in SC.

$$CLK = R T_2 + T_5 [D_0 + D_1 + D_2] + D_3 T_4 + D_7 \bar{J} T_3$$



Processes

$0 \leftarrow 2F_H$	LDA	$AC = 45_H$
$1 \leftarrow 0E_H$	AND	$AC = 01_H$
$2 \leftarrow 1D_H$	ADD	$AC = 30_H$
$3 \leftarrow 74_H$	INC	$AC = 31_H$
$4 \leftarrow 78_H$	CMA	$AC = CE_H$
$5 \leftarrow 72_H$	CLA	$AC = 0_H$
$6 \leftarrow 71_H$	CME	$E = 1_H$
$D \leftarrow 2F_H$		
$E \leftarrow B9_H$		
$F \leftarrow 45_H$		

GitHub For Project

<https://github.com/ahmed-rdwan/Mano-Basic-Computer-Using-verilog-language>