Basic Mano Computer With Verilog

Team Member

	Name	No.
1	Ahmed Shaaban Radwan	18
2	Omar Nader Elgammal	110
3	Mohamed Sameeh Ellaban	149
4	Mustafa Ali Hussin	179
5	Mostafa Mahmoud Rahma	118
6	Mohanad Emad Abomera	187
7	Nadine Ayman Alsaiedy	190

About The Project

- Components

- 1. CLK
- 2. Memory
- 3. AR
- 4. PC
- 5. DR
- G. AC
- 7. IR
- 8. SC
- o. oo
- 9. ALU
- 10. MUX
- 11. Decoder
- 12. Encoder

Instructions

- 1. LDA (load accumulator from memory)
- 2. AND (bitwise AND)
- 3. ADD (addition)
- 4. INC (increment accumulator)
- 5. CMA (complement accumulator)
- 6. CLA (clear accumulator)
- 7. CME (complement E)

Control functions and Micro operation for the Basic computer.

Fetch $R'T_0$: $AR \leftarrow PC$

 $R'T_1$: $IR \leftarrow M[AR], PC \leftarrow PC + 1$

Decode R'T2: D0, ...D7 \leftarrow Decode IR (4-6),

 $AR \leftarrow IR (0-3), I \leftarrow IR (7)$

Indirect D'_7IT_3 : $AR \leftarrow M[AR]$

→ Memory - Reference:

AND D_0T_4 : $DR \leftarrow M[AR]$

D₀T₅: $AC \leftarrow AC \land DR, SC \leftarrow D$

ADD D_1T_4 : $DR \leftarrow M[AR]$

D₁T₅: $AC \leftarrow AC + DR, E \leftarrow COUI, SC \leftarrow O$

LDA D_2T_4 : $AC \leftarrow M[AR]$

 D_2T_5 : $AC \leftarrow DR$, $SC \leftarrow D$

\rightarrow Register - Reference:

D₇l'T₃= r (common to all register – reference instructions)

 $IR(i) = B_i (i = 0, 1, 2,3)$

r: $SC \leftarrow 0$


CLA rB_1 : $AC \leftarrow O$


INC rB_2 : $AC \leftarrow AC + 1$


CMA rB_3 : $AC \leftarrow \sim AC$

Project Designs

SUBJECT: ** Instruction Pagister - (IR as source); RT2 - IR (14-12) - IR (15)
* Design Read in memory.
-RT1; IR (AR)
- D, JTs; AR, M[AR]
DoT4; DR _ M[AR]
-DITY: DR _ M[AR]
- D2T41 DR (MEAR)
Read = PT, + D, JT3 + T4 (P + Q, D)
P7 D0 M D7 T1 D1 D2 D2 D3 D4 D4 D5 D5 D6 D6 D7 D7 D7 D8 D8 D8 D8 D8 D8 D8
Elzahraa







Processes

0 ← 2F _H	LDA	$AC = 45_{H}$
1 ← 0E _H	AND	$AC = 01_{H}$
2 ← 1D _H	ADD	$AC = 30_{H}$
$3 \leftarrow 74_{\mathrm{H}}$	INC	$AC = 31_{H}$
4 ← 78 _H	CMA	$AC = CE_H$
5 ← 72 _H	CLA	$AC = 0_H$
6 ← 71 _H	CME	$E = I_H$
D ← 2F _H		
E ← B9 _H		
F ← 45 _H		

GitHub For Project

https://github.com/ahmed-rdwan/Mano-Basic-Computer-Usingverilog-language