

Ain Shams University Faculty of Engineering

Course Code: CSE 412

Course Name: Digital Verification

Assignment 1

Submitted by:

Ahmed Mohamed Ahmed Abd El-Hamed Hassan

Submitted by:

DR. Ayman Wahba

Code: 1700157

Section: 1

Table of Contents

Requirements:	3
Design and Code:	4
Counter Module Code:	4
Game Status Module Code:	5
Test bench:	6
Output scenarios:	9
First Scenario:	9
Second Scenario:	9
Third Scenario:	10
Forth Scenario:	10
Fifth Scenario:	11
Sixth Scenario:	11
Seventh Scenario:	12
Eighth Scenario:	12
Nineth Scenario:	13
Tenth Scenario:	13
Eleventh Scenario:	14
Twelfth Scenario:	14
Thirteenth Scenario:	15
Fourteenth Scenario:	15

Requirements:

You have a multi-mode counter. It can count up and down by ones and by twos

There is a two-bit control bus input indicating which one of the four modes is active.

- 00 count up by 1
- 01 count up by 2
- 10 count down 1
- 11 count down 2

You also have an initial value input and a control signal called INIT. When INIT is logic 1, parallelly load that initial value into the multi-mode counter.

Whenever the count is equal to all zeros, set a signal called LOSER high. When the count is all ones, set a signal called WINNER high. In either case, the set signal should remain high for only one cycle.

With a pair of plain binary counters, count the number of times WINNER and LOSER goes high. When one of them reaches 15, set an output called GAMEOVER high. If the game is over because LOSER got to 15 first, set a two-bit output called WHO to 2'b01. If the game is over because WINNER got to 15 first, set WHO to 2'b10. WHO should start at 2'b00 and return to it after each game over.

Then synchronously clear all the counters and start over.

Design and Code:

The System consists of two main modules and test bench module.

Main modules:

- Game Status module
- Counter module

Counter Module Code:

```
module counter(
   // Output Ports
   output reg [3:0] count_reg, // Counter register
   // Input Ports
                        // clock
// reset
// initialize (1: initialize, 0: normal
   input clk,
   input reset,
input Init,
operation)
   by 1, 2: count up by 2, 3: count down by 2)
  );
 always @(posedge clk) begin
   if (reset) begin
    count reg = 0;
                                  // reset counter
   end else begin
      // Initialization
      if (Init) begin
         count_reg = load;
      // Counting
      else begin
         endcase
endmodule
```

Game Status Module Code:

```
module Game_State#(
    // Top level block parameters
    )(
    // Output Ports
   output reg [1:0] who,
output reg los,
output reg win,
output reg gameover,
// who is the winner
// loser signal when counter is all zeros
// winner signal when counter is all ones
output reg gameover,
// gameover signal when loser or winner counters
reaches 15
    // Input Ports
    input clk,
    input reset,
    // Signals
    wire start_over = reset | gameover; // start over signal (1: start over and
reset all reg and modules, 0: normal operation)
    reg [COUNTER_SIZE-1:0] count_reg; // counter register (read-only)
    reg [3:0]wins, losses;  // winner and loser counters
    // Instantiate Counter module
    counter c1(.clk(clk), .reset(start_over), .Init(INIT), .load(i_value),
.control(control), .count_reg(count_reg));
    always@(posedge clk) begin
        if (start over) begin
                                       // reset Who register
            who = 0;
                                        // release Loser signal
            los = 0;
            win = 0;
                                 // release Gameover signal
// reset Winner counter
            gameover <= 0;
            wins = 0;
            losses = 0;
                                        // reset Loser counter
```

```
else if(INIT) begin
           who = 0;
                                     // reset Who register
           los = 0;
                                     // release Loser signal
           win = 0;
                                     // release Winner signal
           wins = 0;
           losses = 0;
       // Normal Operation
       else begin
           if (count_reg == 15) begin
                                      // set Winner signal
               win = 1;
               los = 0;
                                     // release Loser signal
               wins = wins + 1; // increment winner counter
           end else if(count_reg == 0) begin
               win = 0;
                                     // release Winner signal
               los = 1;
                                     // set Loser signal
               losses = losses + 1;
                                     // increment loser counter
           end
           else begin
               win = 0;
                                      // release Winner signal
               los = 0;
                                      // release Loser signal
           if (losses == 15) begin
               who = 1;
               gameover <= 1;</pre>
                                     // set Gameover signal
           end
           if (wins == 15) begin
               who = 2;
                                     // Who with 10 to indicates Winner
               gameover <= 1;</pre>
       end
   end
endmodule
```

Test bench:

```
input wire gameover // gameover signal when loser or winner counters reaches 15
);
// Local Variables
int Senario NUM;
                                        // number of senarios
// Instantiate the game module
Game State g1(
    .clk(clk),
    .reset(rst_1),
    .control(control),
    .i_value(i_value),
    .INIT(INIT),
    .who(who),
    .los(los),
    .win(win),
    .gameover(gameover)
);
// Create Counter
always begin
    #CLOCK clk = ~clk; // create clk works forever
end
// Initial Block of Testbench
initial begin
   Senario_NUM = 0; // initialize senario number clk = 1; // start the clock
    // For Control Signal = 0 (Count up by 1)
    // Senario 1: set initial value to 0
    // Senario 2: set initial value to 1
    // Senario 3: set initial value to 15
    // For Control Signal = 1 (Count down by 1)
    // Senario 4: set initial value to 0
    // Senario 5: set initial value to 1
    // Senario 6: set initial value to 15
    for (int cont = 0; cont < 3; cont = cont + 2) begin
        for (int i_v = 0; i_v < 3; i_v = i_v + 1) begin
            rst_l = 1;
            control = cont;
                                        // set control signal
            if(i_v == 2) i_value = 15; // set initial value to 15
            else i_value = i_v;
                                        // set initial value to 0 or 1
                                        // release initialization signal
            INIT = 0;
                                        // wait for one clock cycle
            #1
            rst_l = 0;
                                        // set initialization signal
            INIT = 1;
            #2
                                        // wait for two clock cycles
                                        // release initialization signal
            INIT = 0;
```

```
#481
                                           // wait for 481 clock cycles
               rst l = 1;
                                          // reset all registers
       end
       // For Control Signal = 2 (Count up by 2)
       // Senario 8: set initial value to 1
       // Senario 9: set initial value to 2
       // Senario 10: set initial value to 15
       // For Control Signal = 3 (Count down by 2)
       // Senario 11: set initial value to 0
       // Senario 12: set initial value to 1
       // Senario 14: set initial value to 15
       for (int cont = 1; cont < 4; cont = cont + 2) begin
           for (int i_v = 0; i_v < 4; i_v = i_v + 1) begin
                                               // reset all registers
               rst_l = 1;
               control = cont;
                                              // set control signal
               if(i_v == 3) i_value = 15;
               else i value = i v;
                                               // set initial value to 0, 1, or 2
               INIT = 0;
                                               // release initialization signal
               #1
                                               // wait for one clock cycle
               rst 1 = 0;
                                               // release reset
                                               // set initialization signal
               INIT = 1;
                                               // wait for two clock cycles
               #2
                                               // release initialization signal
               INIT = 0;
               #251
                                               // wait for 251 clock cycles
               rst l = 1;
                                               // reset all registers
   // Dump variables to view them in the waveform
   initial begin
       $dumpfile("wave.vcd");
       $dumpvars;
       #5000 $finish;
   end
   // Print Outputs for Each Senario
   always@(posedge gameover)begin
       if(who == 2)
           $display("Senario Num = %0d -----WINNER", Senario_NUM);
           $display("Senario Num = %0d -----LOSER", Senario_NUM);
       Senario_NUM = Senario_NUM +1;
endmodule
```

Output scenarios:

First Scenario:

Control Signal = 2'b00

initial value = 4'b0000




Figure 1



Figure 2

As we started from Zero, loser counter will be ahead from the winner counter by one.

So, the output signal WHO will be 2'b01 indicating that game over happened because of Loser.

As shown in Figure 2 all signal is cleared to initial value after game-over is signaled.

Second Scenario:

Control Signal = 2'b00

initial value = 4'b0001




Figure 3




Figure 4

Third Scenario:

Control Signal = 2'b00

initial value = 4'b1111




Figure 5




Figure 6

As we started from 1 or 15, winner counter will be ahead from the loser counter by one.

So, the output signal WHO will be 2'b10 indicating that game over happened because of Winner.

As shown in Figure 4,6 all signal is cleared to initial value after game-over is signaled.

Forth Scenario:

Control Signal = 2'b10 (counting down by 1)

initial value = 4'b0000




Figure 7




Figure 8

Fifth Scenario:

Control Signal = 2'b10 (counting down by 1)

initial value = 4'b0001




Figure 9




Figure 10

As we started from 0 or 1, loser counter will be ahead from the winner counter by one.

So, the output signal WHO will be 2'b01 indicating that game over happened because of Loser.

As shown in Figure 8,10 all signal is cleared to initial value after game-over is signaled.

Sixth Scenario:

Control Signal = 2'b10 (counting down by 1)

initial value = 4'b1111




Figure 11




Figure 12

As we started from 15, winner counter will be ahead from the loser counter by one.

So, the output signal WHO will be 2'b10 indicating that game over happened because of Winner.

As shown in Figure 12 all signal is cleared to initial value after game-over is signaled.

Seventh Scenario:

Control Signal = 2'b01

initial value = 4'b0000




Figure 13




Figure 14

Eighth Scenario:

Control Signal = 2'b01

initial value = 4'b0010




Figure 15




Figure 16

As we started from 0,2(EVEN NUMBER), loser counter will be ahead from the winner counter by one.

So, the output signal WHO will be 2'b10 indicating that game over happened because of Loser.

As shown in (Figure 16,14) all signal is cleared to initial value after game-over is signaled.

Nineth Scenario:

Control Signal = 2'b01

initial value = 4'b0001




Figure 17




Figure 18

Tenth Scenario:

Control Signal = 2'b01

initial value = 4'b1111




Figure 19




Figure 20

As we started from 1,15(ODD NUMBER), winner counter will be ahead from the loser counter by one.

So, the output signal WHO will be 2'b10 indicating that game over happened because of Winner.

As shown in (Figure 18,20) all signal is cleared to initial value after game-over is signaled.

Eleventh Scenario:

Control Signal = 2'b11

initial value = 4'b0000




Figure 21




Figure 22

Twelfth Scenario:

Control Signal = 2'b11

initial value = 4'b0010




Figure 23




Figure 24

As we started from 0,2(EVEN NUMBER), loser counter will be ahead from the winner counter by one.

So, the output signal WHO will be 2'b10 indicating that game over happened because of Loser.

As shown in (Figure 22,24) all signal is cleared to initial value after game-over is signaled.

Thirteenth Scenario:

Control Signal = 2'b11

initial value = 4'b0001




Figure 25



Figure 26

Fourteenth Scenario:

Control Signal = 2'b11

initial value = 4'b1111




Figure 23




Figure 24

As we started from 1,15(ODD NUMBER), winner counter will be ahead from the loser counter by one.

So, the output signal WHO will be 2'b10 indicating that game over happened because of Winner.

As shown in (Figure 26,28) all signal is cleared to initial value after game-over is signaled.