

INDEX

A

ADC characteristics,	464
analog input channels,	467
conversion time,	465
digital data output,	466
end-of-conversion,	468
parallel versus serial,	466
resolution,	465
start conversion,	468
step size,	466
V_{ref} ,	465
ADC hardware considerations,	469
ADC programming,	469
A/D conversion time,	475
ADC input channel source,	472
ADC Start Conversion bit,	474
ADCH: ADCL registers,	474
ADCSRA register,	474
ADLAR bit operation,	473
ADMUX register,	471
interrupts,	478
polling,	476
sample-and-hold time,	476
V_{ref} source,	471
addition,	6
addition instruction,	162
ADC,	163
ADD,	162
addressing mode,	202
architectures,	32
Harvard,	32
von Neumann,	32
ASCII character,	76
ASCII code,	8
assembler,	80
assembler directive,	77
ATmega pins,	290
AREF,	291
AVCC,	291

GND,	291
RESET,	292
VCC,	291
XTAL1 and XTAL2,	291
AVR family,	49
Classic AVR,	49
Mega AVR,	49
Special purpose AVR,	50
Tiny AVR,	49
AVR fuse bits,	294
AVR fuse bits,	297
BODLEVEL,	297
CKSEL0–CKSEL3,	295
reset delay,	297
AVR programming,	305
boot loader,	306
in-circuit serial programming,	305
parallel programming,	305
AVR serial port,	405
doubling the baud rate,	416
FE and PE flag bits,	412
interrupt-based data receive,	422
interrupt-based data transmit,	423
monitoring the UDRE flag,	412
receive data serially,	413
transfer data serially,	412
transmit and receive,	414
UBRR register,	405
UCSR registers,	408
UDR registers,	407
AVR trainers,	306

B

back EMF,	496
baud rate error calculation,	416
big endian,	91
binary,	2
binary logic,	9
binary number,	76
bipolar,	503
bit,	13
bit-wise operators in C,	265
branch penalty,	130
BREQ,	112
BRNE,	108
brown-out detector,	297

bus,	14	disabling interrupt,	366
address bus,	14	division,	167
control bus,	14	DPDT,	492
data bus,	14	DS1307 interfacing,	654
byte,	13	address map,	655
		control register,	656
		reading from DS1307,	657
		register pointer,	657
		setting the time in Assembly,	658
		setting the time in C,	662
		writing to DS1307,	657
C			
C data types,	256		
signed int,	259		
unsigned char,	257		
unsigned int,	259		
CALL,	118	E	
carry flag,	71		
choosing a microcontroller,	42	edge-triggered,	378
CISC,	94	EEPROM access in C,	284
compare instruction,	179	electromagnetic relay,	492
compare match,	328	electromechanical relay,	492
compiler,	80	embedded system,	41
conditional flag,	71	EMR,	492
context saving,	381	enabling interrupt,	366
converting between binary and hex,	4	EQU,	77
converting from binary to decimal,	3	extended I/O memory,	206
converting from decimal to binary,	2	external hardware interrupt,	376
converting from decimal to hex,	4		
converting from hex to decimal,	5	F	
counter,	348		
CPU architecture,	29	Fast PWM,	561,574
CTC,	328	flag register,	71
		flip-flop,	12
D			
		G	
DAC interfacing,	484		
converting I _{out} to voltage,	485	general purpose register,	56
DAC0808,	485	generating pulses,	516
generating a stair-step ramp,	486	gigabyte,	13
MC1408,	485		
programming DAC in C,	486	H	
data memory,	59		
DC motors,	550-553	half carry flag,	72
bidirectional control,	550-553	half-stepping,	502
pulse width modulation,	556	Harvard architecture,	90
unidirectional control,	550	hex number,	75
decimal,	2	hexadecimal,	4
decimal number,	76	HIGH(),	201
decoder,	12	holding torque,	502
direct addressing,	204		

I		LCD pin descriptions,	430
I/O direct addressing,	205	D0–D7,	431
I/O memory,	59	E, enable,	430
I/O port pins and their functions,	140	R/W, read/write,	430
I/O register,	205	RS, register select,	430
I2C bus protocol,	630	VCC, VSS, and VEE,	430
bit format,	631	sending commands to the LCD,	432
clock stretching,	636	sending data to the LCD,	432
line electrical characteristics,	630	LDI,	57
nodes,	631	LDS,	62
packet format,	633	level-triggered,	378
address packet format,	633	little endian,	91
arbitration,	636	logic gates,	9
data packet format,	634	AND gate,	9
SLA+R,	634	inverter,	10
SLA+W,	634	NAND gate,	10
START and STOP conditions,	631	NOR gate,	10
ICALL,	126	OR gate,	9
IJMP,	117	tri-state buffer,	9
immediate addressing,	203	XOR gate,	10
IN,	64	logic instructions,	176
INCLUDE,	78	AND,	176
input capture,	531	COM,	179
instruction cycle time,	130	EX-OR,	177
Intel Hex,	300	NEG,	179
interrupt,	364	OR,	176
interrupt handler,	364	loop,	108
interrupt latency,	384	LOW(),	201
interrupt priority,	381	lst file,	83
interrupt service routine,	364		
interrupt vector table,	365	M	
inverted,	567,577	machine cycle,	130
		machine language,	80
J		map file,	83
JMP,	116	MAX232,	403
		MAX233,	404
		MAX7221 interfacing,	615
		7-segment display,	615
		data packet format,	617
		MAX7221 pins,	616
		CLK,	616
		CS,	616
		DIG0–DIG7,	616
		DIN,	616
		DOUT,	616
		GND,	616
L			
LCD interfacing,	430		
4-bit interfacing,	434		
initializing the LCD,	432		

ISET,	616	DDR for outputting data,	142
SEGA-SEGG and DP,	617	PIN register role in inputting data,	143
VCC,	616	Port A,	144
programming in Assembly,	621	Port B,	145
programming in C,	624	Port C,	146
measuring period,	534	Port D,	146
measuring pulse width,	536	PORT register	143
megabyte,	13	SBIC (Skip if Bit in I/O register	
microcontroller,	40	Cleared),	154
microprocessor,	40	SBIS (Skip if Bit in I/O register	
mnemonic,	80	Set),	153
MOV,	67	synchronizer delay,	145
multiplication,	166	prescaler,	345
multistage execution,	129	program counter,	85
		PWM,	556,560
N			
NC,	492	R	
negative flag,	71	RAM,	20
nested loop,	110	DRAM,	23
nested loop delay,	133	NV-RAM,	22
nibble,	13	SRAM,	21
NO,	492	RCALL,	124
non-inverted,	566,576	reed switch,	496
Normal mode,	317	relay,	492
normally closed,	492	RISC,	93
normally open,	492	RJMP,	117
numbering and coding systems,	2	ROM,	16
O			
operators in C,	271	EEPROM,	19
bit-wise shift operation,	272	EPROM,	17
compound assignment,	271	Flash memory,	19
optoisolator,	496	Mask ROM,	20
ORG,	78	PROM,	16
oscillator clock source,	295	RPM,	501
OUT,	67	RS232 pins,	399
overflow flag,	71	CTS,	401
P			
Phase correct PWM,	566, 585	DCD,	401
pipelining,	128	DSR,	401
polling,	364	DTR,	401
port programming,	140	RI,	401
DDR for inputting data,	142	RTS,	401
S			
		sensor interfacing,	480
		interfacing the LM35,	481
		LM34 and LM35,	480

reading temperature,	482	steps per revolution,	499
sensors,	480	STS,	63
transducers,	480	subtract instruction,	164
serial communication,	396	SBC,	166
framing,	398	SBIW,	165
full-duplex,	397	SUB,	164
half-duplex,	397	SUBI,	165
modem,	397	subtraction,	7
space,	398	Successive Approximation,	468
transfer rate,	399		
SET,	77	T	
SFR,	60		
short jump,	114	task switching,	381
sign bit,	72	TIFR,	316
single-register addressing,	203	time delay in C,	261
solid-state relay,	495	timer interrupt,	369
SPDT,	492	Timer0,	315
special function register,	60	Timer1,	335
SPI bus protocol,	604	Timer2,	332
3-wire interface bus,	604	TWI programming,	642
clock polarity and phase,	606	checking status register,	668
CPHA,	606	master receiver operating	
CPOL,	606	mode,	674
how SPI works,	605	master transmitter operating	
reading data,	608	mode,	668
multibyte burst read,	608	slave receiver operating mode,	686
single-byte read,	608	slave transmitter operating	
writing data,	606	mode,	680
multibyte burst write,	607	master operating mode,	642
single-byte write,	607	slave operating mode,	648
SPI programming,	609	TWI registers,	638
master operating mode,	612	TWI Address Register (TWAR),	641
programming in C,	614	TWI Bit Rate Register (TWBR),	639
slave operating mode,	613	TWI Control Register (TWCR),	640
SPCR (SPI Control Register),	610	TWI Data Register (TWDR),	641
SPDR (SPI Data Register),	611	TWI Interrupt (TWINT) flag,	640
SPSR (SPI Status Register),	609	TWI Status Register (TWSR),	639
SS pin,	611	two-register addressing,	203
SPST,	492		
stack,	119	U	
initializing the stack,	121		
POP,	119	unconditional branch,	116
PUSH,	119	unipolar,	503
stack pointer,	119		
status register,	71	V	
step angle,	499		
stepper motor,	498	von Neumann,	32

W

waveform generator, 510

Z

zero flag, 71