Mini project

The code:

```
C: > Users > lenovo > Desktop > assignments digital > project 1 > ≡ flipflop_mux.v
       module combine (in,clk,CE,RST,out);
       parameter sel =0;
       parameter size=18;
       parameter rsttype="sync";
       input [size-1:0] in;
       input clk,RST,CE;
       output [size-1:0] out;
       reg [size-1:0] outflip,outflip1;
       wire [size-1:0] outfinal;
       always @ (posedge clk) begin
 11
           if(CE) begin
 12
           if (RST)
           outflip<=0;
           else
       outflip<=in;
          //outflip<=0;
       end
       always @ (posedge clk,posedge RST) begin
 21
           if (RST)
           outflip1<=0;
           else
           if (CE)
       outflip1<=in;
       //else outflip1<=0;</pre>
       end
       assign outfinal =(rsttype=="sync")? (outflip): (outflip1);
       assign out= (sel==0)?in:outfinal;
 29
       endmodule
```

```
C: > Users > lenovo > Desktop > assignments digital > project 1 > ≡ mux_2to1.v
      module mux2 (a,b,out1);
      parameter size=18;
      parameter sel1="DIRECT";
      input [size-1:0] a,b;
      output reg [size-1:0] out1;
       always @ (*) begin
           if (sel1=="DIRECT")
           out1=a;
           else if (sel1=="CASCADE")
 11
           out1=b;
           else out1=0;
 12
 13
       end
 15
      endmodule
 17
```

```
C: > Users > lenovo > Desktop > assignments digital > project 1 > ≡ mux_4to1.v
       module mux4 (a,b,c,d,sel2,out2);
       parameter size=48;
      input [size-1:0] a,b,c,d;
       input [1:0] sel2;
       output reg [size-1:0] out2;
       always @ (*) begin
          case(sel2)
           0:out2=a;
           1:out2=b;
 11
           2:out2=c;
           default:out2=d;
 12
 13
           endcase
       end
 15
       endmodule
 16
```

```
C: > Users > lenovo > Desktop > assignments digital > project 1 > ≡ project1.v
       module DSP (A,B,D,C,clk,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,
       CEOPMODE, PCIN, BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);
      parameter AOREG=0;
parameter A1REG=1;
       parameter B0REG=0;
       parameter B1REG=1;
      parameter CARRYINREG=1;
 12 parameter CARRYOUTREG=1;
 parameter OPMODEREG=1;
parameter CARRYINSEL="OPMODE5";
      parameter B_INPUT="DIRECT";
parameter rsttype="sync";
       input [17:0] A,B,D,BCIN;
input [47:0] C,PCIN;
       input [7:0] OPMODE;
       input clk,CARRYIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
       output [17:0] BCOUT;
output [47:0] PCOUT,P;
       output CARRYOUT, CARRYOUTF;
       wire [17:0] d_out,b0_out,a0_out,pre_out,b1_out,a1_out;
       wire [17:0] b_before,pre_op;
       wire [47:0] X_;
wire [35:0] mult_out;
       wire [35:0] m_out;
wire [47:0] M_OUT;
       wire [47:0]post_out,post_out1,post_out2;
       wire [7:0] OPMODE_OUT;
       wire cout, cout1, cout2;
```

```
combine #(1,8,"sync") OPMODE_REG (OPMODE,clk,CEOPMODE,RSTOPMODE,OPMODE_OUT);
     combine #(1,18,"sync") d_reg (D,clk,CED,RSTD,d_out);
     mux2 #(18,"DIRECT") multiplexer (B,BCIN,b_before);
    combine #(0,18,"sync") b0_reg (b_before,clk,CEB,RSTB,b0_out);
    combine #(0,18,"sync") a0_reg (A,clk,CEA,RSTA,a0_out);
    combine #(1,48,"sync") c_reg (C,clk,CEC,RSTC,c_out);
    assign pre op=(OPMODE OUT[6]==0)?(d out+b0 out):(d out-b0 out);
    assign pre out=(OPMODE OUT[4]==0)?b0 out:pre op;
    combine #(1,18,"sync") b1_reg (pre_out,clk,CEB,RSTB,b1_out);
    combine #(1,18,"sync") a1_reg(a0_out,clk,CEA,RSTA,a1_out);
    assign BCOUT=b1_out;
     assign X_={d_out[11:0],a1_out[17:0],b1_out[17:0]};
     assign mult_out=a1_out*b1_out;
    combine #(1,36,"sync") m_reg (mult_out,clk,CEM,RSTM,m_out);
     assign M=m_out;
     assign M_OUT=(m_out)&(48'h000fffffffff);
     always @ (*) begin
         if (CARRYINSEL=="OPMODE5") begin
         flag=1;
         cascade_out=OPMODE[5];
        else if (CARRYINSEL=="CARRYIN") begin
            flag=2;
        cascade out= CARRYIN;
        else begin
         cascade_out=0;
         flag=3;
    end
     combine #(1,1,"sync") CYI(cascade_out,clk,CECARRYIN,RSTCARRYIN,cyi_out);
    mux4 #(48) x_mult (48'b0,M_OUT,P,X_,OPMODE_OUT [1:0],x_out);
    mux4 #(48) z_mult (48'b0,PCIN,P,c_out,OPMODE_OUT [3:2],z_out);
    assign {cout1,post_out1}=x_out+z_out+cyi_out;
    assign {cout2,post_out2}=z_out-(x_out+cyi_out);
    assign cout =(OPMODE_OUT [7]==0)?cout1:cout2;
79 assign post_out =(OPMODE_OUT [7]==0)?post_out1:post_out2;
```

```
combine #(1,1,"sync") C_cas(cout,clk,CECARRYIN,RSTCARRYIN,CARRYOUT);
assign CARRYOUTF=CARRYOUT;
combine #(1,48,"sync") P_REG (post_out,clk,CEP,RSTP,P);
assign PCOUT=P;

assign PCOUT=P;

endmodule
```

The testbench

```
C.) Users > lenovo > Desktop > assignments digital > project 1 > E project | Lbv |

module DSP, th ();

parameter ARR6-0;

parameter ARR6-1;

parameter BRR6-0;

parameter BRR6-0;

parameter BRR6-1;

parameter DRR6-1;

parameter DRR6-1;

parameter DRR6-1;

parameter DRR6-1;

parameter DRR6-1;

parameter DRR6-1;

parameter PRR6-1;

parameter PRR6-1;

parameter CARRYUNEFG-1;

parameter MRCG-1;


parameter CARRYUNEFG-1;


parameter CARRYUNEFG-1;


p
```


```
C: > Users > lenovo > Desktop > assignments digital > project 1 > ≡ project1_tb.v
       initial begin
           RSTA=1;RSTB=1;RSTM=1;RSTP=1;RSTC=1;RSTD=1;RSTCARRYIN=1;RSTOPMODE=1;
           CEA=1;CEB=1;CEM=1;CEP=1;CEC=1;CED=1;CECARRYIN=1;CEOPMODE=1;
                @(negedge clk);
                RSTA=0;RSTB=0;RSTM=0;RSTP=0;RSTC=0;RSTD=0;RSTCARRYIN=0;RSTOPMODE=0;
                D=5;B=7;A=3;C=2;
                OPMODE=8'b00010101;PCIN=6;BCIN=1;CARRYIN=1;
                @(negedge clk);
          OPMODE=8'b00011010;
                @(negedge clk);
                D=5;B=7;A=3;C=2;
                OPMODE=8'b10010101;PCIN=6;BCIN=100;CARRYIN=1;
                @(negedge clk);
      // the expected p=-30
      CEA=0;CEB=0;CEM=0;CEP=0;CEC=0;CED=0;CECARRYIN=0;CEOPMODE=0;
                @(negedge clk);
 61
         CEA=1;CEB=1;CEM=1;CEP=1;CEC=1;CED=1;CECARRYIN=1;CEOPMODE=1;
      D=50; B=17; A=37;C=2;
          OPMODE=8'b01111101;PCIN=6;BCIN=100;CARRYIN=1;
                @(negedge clk);
          // the expected p=1224
      $stop;
      end
```


The do file















```
C: > Users > lenovo > Desktop > assignments digital > assignmnet 5 > q3 > ≡ project_constrain.xdc
      #set_property -dict { PACKAGE_PIN W7
      #set_property -dict { PACKAGE PIN W6
      #set property -dict { PACKAGE PIN V8
      #set property -dict { PACKAGE PIN U5
      #set property -dict { PACKAGE PIN V5
      #set property -dict { PACKAGE PIN U7
                                                 IOSTANDARD LVCMOS33 } [get_ports btnL]
      ##Pmod Header JA
```


```
117
118
     #set_property -dict { PACKAGE_PIN G17
     #set property -dict { PACKAGE PIN P19
                                         IOSTANDARD LVCMOS33 } [get ports Hsync]
     #set property -dict { PACKAGE PIN R19
     ##Ouad SPI Flash
       set property CONFIG VOLTAGE 3.3 [current design]
       set property CFGBVS VCCO [current design]
       ## SPI configuration mode options for QSPI boot, can be used for all designs
       set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
       set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
       set property CONFIG MODE SPIx4 [current design]
```


Elaboration





Synthesis






I OPMODE_REG (combi...

I P_REG (combine__pa...

x mult (mux4)

z_mult (mux4_4)



Implementation

