



Mini project

The code:

```
C: > Users > lenovo > Desktop > assignments digital > project 1 > flipflop_mux.v
1  module combine (in,clk,CE,RST,out);
2  parameter sel =0;
3  parameter size=18;
4  parameter rsttype="sync";
5  input [size-1:0] in;
6  input clk,RST,CE;
7  output [size-1:0] out;
8  reg [size-1:0] outflip,outflip1;
9  wire [size-1:0] outfinal;
10 always @ (posedge clk) begin
11     if(CE) begin
12         if (RST)
13             outflip<=0;
14         else
15             outflip<=in;
16         end
17         // else
18         //outflip<=0;
19     end
20 always @ (posedge clk,posedge RST) begin
21     if (RST)
22         outflip1<=0;
23     else
24         if (CE)
25             outflip1<=in;
26         //else outflip1<=0;
27     end
28 assign outfinal =(rsttype=="sync"? (outflip): (outflip1);
29 assign out= (sel==0)?in:outfinal;
30 endmodule
31
```

C: > Users > lenovo > Desktop > assignments digital > project 1 >  mux_2to1.v

```
1  module mux2 (a,b,out1);
2  parameter size=18;
3  parameter sel1="DIRECT";
4  input [size-1:0] a,b;
5
6  output reg [size-1:0] out1;
7  always @ (*) begin
8      if (sel1=="DIRECT")
9          out1=a;
10     else if (sel1=="CASCADE")
11         out1=b;
12     else out1=0;
13
14 end
15
16 endmodule
17
```

C: > Users > lenovo > Desktop > assignments digital > project 1 >  mux_4to1.v

```
1  module mux4 (a,b,c,d,sel2,out2);
2  parameter size=48;
3
4  input [size-1:0] a,b,c,d;
5  input [1:0] sel2;
6  output reg [size-1:0] out2;
7  always @ (*) begin
8      case(sel2)
9          0:out2=a;
10         1:out2=b;
11         2:out2=c;
12         default:out2=d;
13     endcase
14 end
15
16 endmodule
```

C: > Users > lenovo > Desktop > assignments digital > project 1 > project1.v

```
1 module DSP (A,B,D,C,clk,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,
2   CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
3   parameter A0REG=0;
4   parameter A1REG=1;
5   parameter B0REG=0;
6   parameter B1REG=1;
7   parameter CREG=1;
8   parameter DREG=1;
9   parameter MREG=1;
10  parameter PREG=1;
11  parameter CARRYINREG=1;
12  parameter CARRYOUTREG=1;
13  parameter OPMODEREG=1;
14  parameter CARRYINSEL="OPMODE5";
15  parameter B_INPUT="DIRECT";
16  parameter rsttype="sync";
17  input [17:0] A,B,D,BCIN;
18  input [47:0] C,PCIN;
19  input [7:0] OPMODE;
20  input clk,CARRYIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
21  output [17:0] BCOUT;
22  output [47:0] PCOUT,P;
23  output [35:0] M;
24  output CARRYOUT,CARRYOUTF;
25  wire [17:0] d_out,b0_out,a0_out,pre_out,b1_out,a1_out;
26  wire [17:0] b_before,pre_op;
27  wire [47:0] c_out;
28  wire [47:0] X_;
29  wire [35:0] mult_out;
30  wire [35:0] m_out;
31  wire [47:0] M_OUT;
32  wire [47:0] x_out,z_out;
33  wire cyi_out;
34  reg cascade_out;
35  reg [1:0] flag;
36  wire [47:0] post_out,post_out1,post_out2;
37  wire [7:0] OPMODE_OUT;
38  wire cout,cout1,cout2;
39
```

```

41 combine #(1,8,"sync") OPMODE_REG (OPMODE,clk,CEOPMODE,RSTOPMODE,OPMODE_OUT);
42 combine #(1,18,"sync") d_reg (D,clk,CED,RSTD,d_out);
43 mux2 #(18,"DIRECT") multiplexer (B,BCIN,b_before);
44 combine #(0,18,"sync") b0_reg (b_before,clk,CEB,RSTB,b0_out);
45 combine #(0,18,"sync") a0_reg (A,clk,CEA,RSTA,a0_out);
46 combine #(1,48,"sync") c_reg (C,clk,CEC,RSTC,c_out);
47 assign pre_op=(OPMODE_OUT[6]==0)?(d_out+b0_out):(d_out-b0_out);
48 assign pre_out=(OPMODE_OUT[4]==0)?b0_out:pre_op;
49 combine #(1,18,"sync") b1_reg (pre_out,clk,CEB,RSTB,b1_out);
50 combine #(1,18,"sync") a1_reg(a0_out,clk,CEA,RSTA,a1_out);
51 assign BCOUT=b1_out;
52 assign X_={d_out[11:0],a1_out[17:0],b1_out[17:0]};
53 assign mult_out=a1_out*b1_out;
54
55
56 combine #(1,36,"sync") m_reg (mult_out,clk,CEM,RSTM,m_out);
57 assign M=m_out;
58 assign M_OUT=(m_out)&(48'h000fffffffff);
59 always @ (*) begin
60     if (CARRYINSEL=="OPMODE5") begin
61         flag=1;
62         cascade_out=OPMODE[5];
63     end
64     else if (CARRYINSEL=="CARRYIN") begin
65         flag=2;
66         cascade_out= CARRYIN;
67     end
68     else begin
69         cascade_out=0;
70         flag=3;
71     end
72 end
73 combine #(1,1,"sync") CYI(cascade_out,clk,CECARRYIN,RSTCARRYIN,cyi_out);
74 mux4 #(48) x_mult (48'b0,M_OUT,P,X_,OPMODE_OUT [1:0],x_out);
75 mux4 #(48) z_mult (48'b0,PCIN,P,c_out,OPMODE_OUT [3:2],z_out);
76 assign {cout1,post_out1}=x_out+z_out+cyi_out;
77 assign {cout2,post_out2}=z_out-(x_out+cyi_out);
78 assign cout =(OPMODE_OUT [7]==0)?cout1:cout2;
79 assign post_out =(OPMODE_OUT [7]==0)?post_out1:post_out2;

```

```

84
85   combine #(1,1,"sync") C_cas(cout,clk,CECARRYIN,RSTCARRYIN,CARRYOUT);
86   assign CARRYOUTF=CARRYOUT;
87   combine #(1,48,"sync") P_REG (post_out,clk,CEP,RSTP,P);
88   assign PCOUT=P;
89
90
91
92
93
94   endmodule

```

The testbench

C:\Users\lenovo\Desktop> assignments\digital > project1 > project1_tb.v

```



1  module DSP_tb ();
2  parameter A0REG=0;
3  parameter A1REG=1;
4  parameter B0REG=0;
5  parameter B1REG=1;
6  parameter CREG=1;
7  parameter DREG=1;
8  parameter MREG=1;
9  parameter PREG=1;
10 parameter CARRYINREG=1;
11 parameter CARRYOUTREG=1;
12 parameter OPMODEREG=1;
13 parameter CARRYINSEL="OPMODE5";
14 parameter B_INPUT="DIRECT";
15 parameter rsttype="sync";
16 reg [17:0] A,B,D,BCIN;
17 reg [47:0] C,PCIN;
18 reg [7:0] OPMODE;
19 reg clk,CARRYIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE;
20 wire [17:0] BCOUT;
21 wire [47:0] PCOUT,P;
22 wire [35:0] M;
23 wire CARRYOUT,CARRYOUTF;
24 DSP #(A0REG,A1REG,B0REG,B1REG,CREG,DREG,MREG,PREG,CARRYINREG,CARRYOUTREG,OPMODEREG,CARRYINSEL,B_INPUT,rsttype) dut (A,B,D,C,clk,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,
25 CECARRYIN,CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
26 initial begin
27     clk=0;
28     forever begin
29         #1 clk=~clk;
30     end
31 end


```


C: > Users > lenovo > Desktop > assignments digital > project 1 > project1_tb.v



```
32 initial begin
33     RSTA=1;RSTB=1;RSTM=1;RSTP=1;RSTC=1;RSTD=1;RSTCARRYIN=1;RSTOPMODE=1;
34     CEA=1;CEB=1;CEM=1;CEP=1;CEC=1;CED=1;CECARRYIN=1;CEOPMODE=1;
35     repeat (8)begin
36         @(negedge clk);
37     end
38     RSTA=0;RSTB=0;RSTM=0;RSTP=0;RSTC=0;RSTD=0;RSTCARRYIN=0;RSTOPMODE=0;
39     D=5;B=7;A=3;C=2;
40     OPMODE=8'b00010101;PCIN=6;BCIN=1;CARRYIN=1;
41     repeat (8)begin
42         @(negedge clk);
43     end
44     // the expected p=42 ,bcout=12,carryout=0,
45     OPMODE=8'b00011010;
46     repeat (8)begin
47         @(negedge clk);
48     end
49     // the expected p=84 ,bcout=12,carryout=0,
50
51     D=5;B=7;A=3;C=2;
52     OPMODE=8'b10010101;PCIN=6;BCIN=100;CARRYIN=1;
53     repeat (8)begin
54         @(negedge clk);
55     end
56     // the expected p=-30
57     CEA=0;CEB=0;CEM=0;CEP=0;CEC=0;CED=0;CECARRYIN=0;CEOPMODE=0;
58     repeat (8)begin
59         @(negedge clk);
60     end
61
62     CEA=1;CEB=1;CEM=1;CEP=1;CEC=1;CED=1;CECARRYIN=1;CEOPMODE=1;
63     D=50; B=17; A=37;C=2;
64     OPMODE=8'b01111101;PCIN=6;BCIN=100;CARRYIN=1;
65     repeat (8)begin
66         @(negedge clk);
67     end
68     // the expected p=1224
69 $stop;
70 end
71 endmodule
```


The do file









C: > Users > lenovo > Desktop > assignments digital > assignmnet 5 > q3 >  project_constrain.xdc

```
1  ## This file is a general .xdc for the Basys3 rev B board
2  ## To use it in a project:
3  ## - uncomment the lines corresponding to used pins
4  ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6  ##Clock signal
7  set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports clk]
8  create_clock -period 10.00 -name sys_clk_pin -waveform {0 5} -add [get_ports clk]
9
10
11  ## Switches
12  #set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {sw[0]]}
13  #set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports {sw[1]]}
14  #set_property -dict { PACKAGE_PIN W16    IOSTANDARD LVCMOS33 } [get_ports {sw[2]]}
15  #set_property -dict { PACKAGE_PIN W17    IOSTANDARD LVCMOS33 } [get_ports {sw[3]]}
16  #set_property -dict { PACKAGE_PIN W15    IOSTANDARD LVCMOS33 } [get_ports {sw[4]]}
17  #set_property -dict { PACKAGE_PIN V15    IOSTANDARD LVCMOS33 } [get_ports {sw[5]]}
18  #set_property -dict { PACKAGE_PIN W14    IOSTANDARD LVCMOS33 } [get_ports {sw[6]]}
19  #set_property -dict { PACKAGE_PIN W13    IOSTANDARD LVCMOS33 } [get_ports {sw[7]]}
20  #set_property -dict { PACKAGE_PIN V2     IOSTANDARD LVCMOS33 } [get_ports {sw[8]]}
21  #set_property -dict { PACKAGE_PIN T3     IOSTANDARD LVCMOS33 } [get_ports {sw[9]]}
22  #set_property -dict { PACKAGE_PIN T2     IOSTANDARD LVCMOS33 } [get_ports {sw[10]]}
23  #set_property -dict { PACKAGE_PIN R3     IOSTANDARD LVCMOS33 } [get_ports {sw[11]]}
24  #set_property -dict { PACKAGE_PIN W2     IOSTANDARD LVCMOS33 } [get_ports {sw[12]]}
25  #set_property -dict { PACKAGE_PIN U1     IOSTANDARD LVCMOS33 } [get_ports {sw[13]]}
26  #set_property -dict { PACKAGE_PIN T1     IOSTANDARD LVCMOS33 } [get_ports {sw[14]]}
27  #set_property -dict { PACKAGE_PIN R2     IOSTANDARD LVCMOS33 } [get_ports {sw[15]]}
28
29
30  ## LEDs
31  #set_property -dict { PACKAGE_PIN U16    IOSTANDARD LVCMOS33 } [get_ports {led[0]]}
32  #set_property -dict { PACKAGE_PIN E19    IOSTANDARD LVCMOS33 } [get_ports {led[1]]}
33  #set_property -dict { PACKAGE_PIN U19    IOSTANDARD LVCMOS33 } [get_ports {led[2]]}
34  #set_property -dict { PACKAGE_PIN V19    IOSTANDARD LVCMOS33 } [get_ports {led[3]]}
35  #set_property -dict { PACKAGE_PIN W18    IOSTANDARD LVCMOS33 } [get_ports {led[4]]}
36  #set_property -dict { PACKAGE_PIN U15    IOSTANDARD LVCMOS33 } [get_ports {led[5]]}
37  #set_property -dict { PACKAGE_PIN U14    IOSTANDARD LVCMOS33 } [get_ports {led[6]]}
38  #set_property -dict { PACKAGE_PIN V14    IOSTANDARD LVCMOS33 } [get_ports {led[7]]}
39  #set_property -dict { PACKAGE_PIN V13    IOSTANDARD LVCMOS33 } [get_ports {led[8]]}
```

C: > Users > lenovo > Desktop > assignments digital > assignmnet 5 > q3 > project_constrain.xdc

```
39 #set_property -dict { PACKAGE_PIN V13 IOSTANDARD LVCMOS33 } [get_ports {led[8]]}
40 #set_property -dict { PACKAGE_PIN V3 IOSTANDARD LVCMOS33 } [get_ports {led[9]]}
41 #set_property -dict { PACKAGE_PIN W3 IOSTANDARD LVCMOS33 } [get_ports {led[10]]}
42 #set_property -dict { PACKAGE_PIN U3 IOSTANDARD LVCMOS33 } [get_ports {led[11]]}
43 #set_property -dict { PACKAGE_PIN P3 IOSTANDARD LVCMOS33 } [get_ports {led[12]]}
44 #set_property -dict { PACKAGE_PIN N3 IOSTANDARD LVCMOS33 } [get_ports {led[13]]}
45 #set_property -dict { PACKAGE_PIN P1 IOSTANDARD LVCMOS33 } [get_ports {led[14]]}
46 #set_property -dict { PACKAGE_PIN L1 IOSTANDARD LVCMOS33 } [get_ports {led[15]]}
47
48
49 ##7 Segment Display
50 #set_property -dict { PACKAGE_PIN W7 IOSTANDARD LVCMOS33 } [get_ports {seg[0]]}
51 #set_property -dict { PACKAGE_PIN W6 IOSTANDARD LVCMOS33 } [get_ports {seg[1]]}
52 #set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS33 } [get_ports {seg[2]]}
53 #set_property -dict { PACKAGE_PIN V8 IOSTANDARD LVCMOS33 } [get_ports {seg[3]]}
54 #set_property -dict { PACKAGE_PIN U5 IOSTANDARD LVCMOS33 } [get_ports {seg[4]]}
55 #set_property -dict { PACKAGE_PIN V5 IOSTANDARD LVCMOS33 } [get_ports {seg[5]]}
56 #set_property -dict { PACKAGE_PIN U7 IOSTANDARD LVCMOS33 } [get_ports {seg[6]]}
57
58 #set_property -dict { PACKAGE_PIN V7 IOSTANDARD LVCMOS33 } [get_ports dp]
59
60 #set_property -dict { PACKAGE_PIN U2 IOSTANDARD LVCMOS33 } [get_ports {an[0]]}
61 #set_property -dict { PACKAGE_PIN U4 IOSTANDARD LVCMOS33 } [get_ports {an[1]]}
62 #set_property -dict { PACKAGE_PIN V4 IOSTANDARD LVCMOS33 } [get_ports {an[2]]}
63 #set_property -dict { PACKAGE_PIN W4 IOSTANDARD LVCMOS33 } [get_ports {an[3]]}
64
65
66 ##Buttons
67 #set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports ]
68 #set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports btnU]
69 #set_property -dict { PACKAGE_PIN W19 IOSTANDARD LVCMOS33 } [get_ports btnL]
70 #set_property -dict { PACKAGE_PIN T17 IOSTANDARD LVCMOS33 } [get_ports btnR]
71 #set_property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get_ports btnD]
72
73
74 ##Pmod Header JA
75 #set_property -dict { PACKAGE_PIN J1 IOSTANDARD LVCMOS33 } [get_ports {JA[0]}};#Sch name = JA1
76 #set_property -dict { PACKAGE_PIN L2 IOSTANDARD LVCMOS33 } [get_ports {JA[1]}};#Sch name = JA2
77 #set_property -dict { PACKAGE_PIN J2 IOSTANDARD LVCMOS33 } [get_ports {JA[2]}};#Sch name = JA3
```

```

77 #set_property -dict { PACKAGE_PIN G2 IOSTANDARD LVCMOS33 } [get_ports {JA[2]}];#Sch name = JA3
78 #set_property -dict { PACKAGE_PIN G2 IOSTANDARD LVCMOS33 } [get_ports {JA[3]}];#Sch name = JA4
79 #set_property -dict { PACKAGE_PIN H1 IOSTANDARD LVCMOS33 } [get_ports {JA[4]}];#Sch name = JA7
80 #set_property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS33 } [get_ports {JA[5]}];#Sch name = JA8
81 #set_property -dict { PACKAGE_PIN H2 IOSTANDARD LVCMOS33 } [get_ports {JA[6]}];#Sch name = JA9
82 #set_property -dict { PACKAGE_PIN G3 IOSTANDARD LVCMOS33 } [get_ports {JA[7]}];#Sch name = JA10
83
84 ##Pmod Header JB
85 #set_property -dict { PACKAGE_PIN A14 IOSTANDARD LVCMOS33 } [get_ports {JB[0]}];#Sch name = JB1
86 #set_property -dict { PACKAGE_PIN A16 IOSTANDARD LVCMOS33 } [get_ports {JB[1]}];#Sch name = JB2
87 #set_property -dict { PACKAGE_PIN B15 IOSTANDARD LVCMOS33 } [get_ports {JB[2]}];#Sch name = JB3
88 #set_property -dict { PACKAGE_PIN B16 IOSTANDARD LVCMOS33 } [get_ports {JB[3]}];#Sch name = JB4
89 #set_property -dict { PACKAGE_PIN A15 IOSTANDARD LVCMOS33 } [get_ports {JB[4]}];#Sch name = JB7
90 #set_property -dict { PACKAGE_PIN A17 IOSTANDARD LVCMOS33 } [get_ports {JB[5]}];#Sch name = JB8
91 #set_property -dict { PACKAGE_PIN C15 IOSTANDARD LVCMOS33 } [get_ports {JB[6]}];#Sch name = JB9
92 #set_property -dict { PACKAGE_PIN C16 IOSTANDARD LVCMOS33 } [get_ports {JB[7]}];#Sch name = JB10
93
94 ##Pmod Header JC
95 #set_property -dict { PACKAGE_PIN K17 IOSTANDARD LVCMOS33 } [get_ports {JC[0]}];#Sch name = JC1
96 #set_property -dict { PACKAGE_PIN M18 IOSTANDARD LVCMOS33 } [get_ports {JC[1]}];#Sch name = JC2
97 #set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports {JC[2]}];#Sch name = JC3
98 #set_property -dict { PACKAGE_PIN P18 IOSTANDARD LVCMOS33 } [get_ports {JC[3]}];#Sch name = JC4
99 #set_property -dict { PACKAGE_PIN L17 IOSTANDARD LVCMOS33 } [get_ports {JC[4]}];#Sch name = JC7
100 #set_property -dict { PACKAGE_PIN M19 IOSTANDARD LVCMOS33 } [get_ports {JC[5]}];#Sch name = JC8
101 #set_property -dict { PACKAGE_PIN P17 IOSTANDARD LVCMOS33 } [get_ports {JC[6]}];#Sch name = JC9
102 #set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports {JC[7]}];#Sch name = JC10
103
104 ##Pmod Header JXADC
105 #set_property -dict { PACKAGE_PIN J3 IOSTANDARD LVCMOS33 } [get_ports {JXADC[0]}];#Sch name = XA1_P
106 #set_property -dict { PACKAGE_PIN L3 IOSTANDARD LVCMOS33 } [get_ports {JXADC[1]}];#Sch name = XA2_P
107 #set_property -dict { PACKAGE_PIN M2 IOSTANDARD LVCMOS33 } [get_ports {JXADC[2]}];#Sch name = XA3_P
108 #set_property -dict { PACKAGE_PIN N2 IOSTANDARD LVCMOS33 } [get_ports {JXADC[3]}];#Sch name = XA4_P
109 #set_property -dict { PACKAGE_PIN K3 IOSTANDARD LVCMOS33 } [get_ports {JXADC[4]}];#Sch name = XA1_N
110 #set_property -dict { PACKAGE_PIN M3 IOSTANDARD LVCMOS33 } [get_ports {JXADC[5]}];#Sch name = XA2_N
111 #set_property -dict { PACKAGE_PIN M1 IOSTANDARD LVCMOS33 } [get_ports {JXADC[6]}];#Sch name = XA3_N
112 #set_property -dict { PACKAGE_PIN N1 IOSTANDARD LVCMOS33 } [get_ports {JXADC[7]}];#Sch name = XA4_N
113

```

```

115 ##VGA Connector
116 #set_property -dict { PACKAGE_PIN G19 IOSTANDARD LVCMOS33 } [get_ports {vgaRed[0]}]
117 #set_property -dict { PACKAGE_PIN H19 IOSTANDARD LVCMOS33 } [get_ports {vgaRed[1]}]
118 #set_property -dict { PACKAGE_PIN J19 IOSTANDARD LVCMOS33 } [get_ports {vgaRed[2]}]
119 #set_property -dict { PACKAGE_PIN N19 IOSTANDARD LVCMOS33 } [get_ports {vgaRed[3]}]
120 #set_property -dict { PACKAGE_PIN N18 IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[0]}]
121 #set_property -dict { PACKAGE_PIN L18 IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[1]}]
122 #set_property -dict { PACKAGE_PIN K18 IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[2]}]
123 #set_property -dict { PACKAGE_PIN J18 IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[3]}]
124 #set_property -dict { PACKAGE_PIN J17 IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[0]}]
125 #set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[1]}]
126 #set_property -dict { PACKAGE_PIN G17 IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[2]}]
127 #set_property -dict { PACKAGE_PIN D17 IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[3]}]
128 #set_property -dict { PACKAGE_PIN P19 IOSTANDARD LVCMOS33 } [get_ports Hsync]
129 #set_property -dict { PACKAGE_PIN R19 IOSTANDARD LVCMOS33 } [get_ports Vsync]
130
131
132 ##USB-RS232 Interface
133 #set_property -dict { PACKAGE_PIN B18 IOSTANDARD LVCMOS33 } [get_ports RsRx]
134 #set_property -dict { PACKAGE_PIN A18 IOSTANDARD LVCMOS33 } [get_ports RsTx]
135
136
137 ##USB HID (PS/2)
138 #set_property -dict { PACKAGE_PIN C17 IOSTANDARD LVCMOS33 PULLUP true } [get_ports PS2Clk]
139 #set_property -dict { PACKAGE_PIN B17 IOSTANDARD LVCMOS33 PULLUP true } [get_ports PS2Data]
140
141
142 ##Quad SPI Flash
143 ##Note that CCLK_0 cannot be placed in 7 series devices. You can access it using the
144 ##STARTUPE2 primitive.
145 #set_property -dict { PACKAGE_PIN D18 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[0]}]
146 #set_property -dict { PACKAGE_PIN D19 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[1]}]
147 #set_property -dict { PACKAGE_PIN G18 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[2]}]
148 #set_property -dict { PACKAGE_PIN F18 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[3]}]
149 #set_property -dict { PACKAGE_PIN K19 IOSTANDARD LVCMOS33 } [get_ports QspiCSn]
150


```

```

151
152 ## Configuration options, can be used for all designs
153 set_property CONFIG_VOLTAGE 3.3 [current_design]
154 set_property CFGBVS VCCO [current_design]
155
156 ## SPI configuration mode options for QSPI boot, can be used for all designs
157 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
158 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
159 set_property CONFIG_MODE SPIx4 [current_design]

```

Elaboration




Tcl Console Messages x Log Reports Design Runs

Warning (88) Info (242) Status (462) Show All

- > Vivado Commands (3 infos)
- > Elaborated Design (27 warnings, 22 infos)
- > Synthesis (59 warnings, 35 infos)
- > Implementation (1 warning, 91 infos)

Synthesis



Tcl ConsoleMessages xLogReportsDesign RunsDebug

Warning (48)

Info (44)

Status (21)

Show All

Vivado Commands (3 infos)

Synthesis (48 warnings, 35 infos)

Synthesized Design (6 infos)

Tcl ConsoleMessagesLogReportsDesign RunsTiming xDebug

Design Timing Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Check Timing (326)

Intra-Clock Paths

Inter-Clock Paths

Other Path Groups

User Ignored Paths

Unconstrained Paths

Setup

Hold

Pulse Width

Worst Negative Slack (WNS): 5.219 ns

Worst Hold Slack (WHS): 0.339 ns

Worst Pulse Width Slack (WPWS): 4.500 ns

Total Negative Slack (TNS): 0.000 ns

Total Hold Slack (THS): 0.000 ns

Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Total Number of Endpoints: 86

Total Number of Endpoints: 86

Total Number of Endpoints: 161


All user specified timing constraints are met.

Timing Summary - timing_1

portsDesign RunsUtilization xTimingDebug

Hierarchy

Name	Slice LUTs (134600)	Slice Registers (269200)	DSPs (740)	Bonded IOB (500)	BUFCTRL (32)
DSP	296	159	1	327	1
a1_reg (combine__par...	1	18	0	0	0
b1_reg (combine__par...	1	18	0	0	0
C_cas (combine__par...	0	1	0	0	0
c_reg (combine__para...	1	48	0	0	0
CYI (combine__param...	1	1	0	0	0
d_reg (combine__para...	1	18	0	0	0
m_reg (combine__par...	1	0	1	0	0
OPMODE_REG (combi...	158	7	0	0	0
P_REG (combine__pa...	1	48	0	0	0
x_mult (mux4)	94	0	0	0	0
z_mult (mux4_4)	48	0	0	0	0



Implementation

