


# **Digital IC Verification Track - New Capital Branch**

# **Assignment 1: Verification Requirements Extraction**

Submitted to: Eng. Mahmoud Saeed Elbosily

# **Group 2**

Ahmed Ashraf Mohamed El-Hady	
Youssef Nasser Abd El-Aal Abd El-Fattah	
Tasneem Abo El-Esaad Abd El-Razik	



# **Verification Requirements Extraction**

Note: all inputs should be driven before the rising edge of the clock, also all inputs and outputs are synchronized to the positive edge clock.

# • alu\_in\_a

- o Driven constrained randomly.
- O Cover that the forbidden values aren't generated.
- o Cover that all input pins toggle from 1 to 0 and vice versa.

### • alu in b

- o Driven constrained randomly.
- o Cover that the forbidden values are not generated.
- o Cover that all input pins toggle from 1 to 0 and vice versa.

#### • rst n

- Drive it with 0 at the start, then it can be 0 or 1 at different times during normal operation independent of the clock, most of the time it is high.
- o Cover that reset is de-asserted and asserted.
- o Check that outputs are driven to all 0's immediately when it is low.
- o Check that outputs are as expected when it is high.

#### alu clk

O Driven positive edge trigger clock with a period of 31.25 ns, (1000/32MHz). (Note: timescale 1ns/1ps)

#### alu\_enable

- o Drive it with 1 or 0, most of the time it is high.
- Cover that alu\_enable, alu\_enable\_a and alu\_enable\_b toggle from 1 to 0 and vice versa
- Check that all outputs are maintained when *alu\_enable* is low.

# • alu enable a

- O Drive it with 1 or 0, most of the time alu enable a dosen't equal alu enable b.
- Cover that *alu\_enable\_a* toggles with all variations of *alu\_enable*.
- Check that when alu\_enable\_a is high, alu\_out is generated according to operation a.

# alu enable b

- Orive it with 1 or 0, most of the time *alu\_enable\_a* dosen't equal *alu\_enable\_b*.
- Cover that *alu\_enable\_b* toggles with all variations of *alu\_enable*.
- Check that when alu\_enable\_b is high, alu\_out is generated according to operation b

# alu\_op\_a

- o Driven with all possible combinations randomly.
- Ocover all possible combinations while *alu\_enable* and *alu\_enable\_a* are high, and cover all other possible cases, listed in design requirements.
- Check that when the operation is NAND while *alu\_enable* and *alu\_enable\_a* are asserted to high, *alu\_out* will never be 8'h00.

# alu\_op\_b

- o Driven with all possible combinations randomly.
- Cover all possible combinations while *alu\_enable* and *alu\_enable\_b* are high, and cover all other possible cases, listed in design requirements.

# alu\_irq\_clr

- o Drive it with 1 while *alu\_irq* is de-asserted.
- o Cover *alu\_irq\_clr* that is asserted and *alu\_irq* is de-asserted.
- o Check if *alu irq* is still 0 or not.
- o Drive it with 1 after *alu\_irq* is asserted.
- Cover that *alu\_irq\_clr* is asserted and *alu\_irq* is also asserted.
- Check that *alu\_irq* is cleared, equals 0.
- o Drive it with 0 regardless of the value of *alu\_irq*, 1 or 0.
- Cover that alu\_irq\_clr is low when alu\_irq is asserted and de-asserted at different times.
- Check that *alu\_irq* is maintained.

#### alu\_out

- Cover that all *alu\_out* combinations that asserts *alu\_irq* are generated.
- o Cover that *alu out* pins toggles.
- Check that *alu\_out* is asserted after one clock cycle from applying the inputs.
- Check that *alu\_out* is maintained when *alu\_enable\_a* and *alu\_enable\_b* are asserted to low at the same time.

# • alu\_irq

- Check that *alu\_irq* is asserted to high at the same cycle as *alu\_out*.
- Check that *alu\_irq* isn't asserted unless *alu\_out* is one of the cases listed in the design requirements.
- Drive alu\_irq\_clr to high while there are two successive events that assert alu\_irq.
- Cover that alu\_irq\_clr is asserted while there is two successive events that assert alu\_irq.
- Check that events have priority over alu\_irq\_clr
  - Check that *alu\_irq* is low when *alu\_irq\_clr* high, taking into consideration that there isn't two successive events.
  - Check that *alu\_irq* is still asserted when there is two successive events while *alu\_irq\_clr* is high.
- Check that alu\_irq is de-asserted after one clock cycle from the assertion of alu\_irq\_clr.