```
module Q1_GM(A,B,C,D,E,F,Sel,Out,Out_bar);
parameter W=1;
input [W-1:0]A,B,C,D,E,F;
input Sel;
output[W-1:0] Out,Out_bar;
wire [W-1:0] r1,r2;
assign Out_bar=~Out;
assign Out=(Sel)?(D~^E~^F):A&B&C;
endmodule
module Q1_BM(A,B,C,D,E,F,Sel,Out,Out_bar);
parameter W=1;
input [W-1:0]A,B,C,D,E,F;
input Sel;
output reg[W-1:0] Out,Out_bar;
always @(*) begin
      if (Sel)
      Out=(D~^E~^F);
      else
      Out=A&B&C;
      Out_bar=~Out;
end
endmodule
module Q1_tb();
parameter W=3;
reg [W-1:0]A,B,C,D,E,F;
reg Sel;
wire[W-1:0] Out1,Out_bar1,Out2,Out_bar2;
```

```
Q1_GM #(W)dut1(A,B,C,D,E,F,Sel,Out1,Out_bar1);
Q1_BM #(W)dut2(A,B,C,D,E,F,Sel,Out2,Out_bar2);
integer i=0;
initial begin
for(i=0;i<20;i=i+1)begin
A=$random;
B=$random;
C=$random;
D=$random;
E=$random;
F=$random;
Sel=$random;
#10
if(Out1!=Out2)begin
\phi ("Error i= %d , A=%b , B=%b , D=%b , E=%b , F=%b , Sel=%b , Out1=%b , Out2=%b
",i,A,B,C,D,E,F,Out1,Out2);
$stop;
end
end
$stop;
end
```

(1)	Msgs																					
- /Q1_tb/A	-No Data-	100	010	001	111	101		010	100	011	001		111		101		110	111	010	001	010	
⊡-	-No Data-	001		110	010	101	110		010	110	101	001	111	001	010	000	110	011	001	100	101	
_ √ /Q1_tb/C	-No Data-	001	101		110	011		101	010	110	111	010	100	110		011	100	111	101	000	011	
- / Q1_tb/ D	-No Data-	011	110	010		010	101		001		011	100	011	100	101	001	010	100	010		110	
⊡ /Q1_b/E	-No Data-	101					011				010	111	001		001			111			110	
□ - / /Q1_b/F	-No Data-	101		111	100	000	011	010	000	010	110	111	001	000	111	010	011		101	110	111	
/Q1_tb/Sel	-No Data-																					
• /Q1_tb/Out1	-No Data-	100	000				010		110		000		100	001	100	000				1000		
Q1_tb/Out2	-No Data-	100	000								000		100	001	100	000				000		
→ /Q1_tb/Out_bar1	-No Data-	011	0111			110			001		111		011		011	111				111		
Q1_tb/Out_bar2	-No Data-	(011	111		001	110	101		001		111	100	011		011	111				111	10	
□- /Q1_tb/i	110 Data-	0	1	2	3	4	15	6	/	8	9	10	11	12	13	14	15	16	1/	18	19	
																						_
≗ Now	200 ns	ns		ns		ns		ns	80			0 ns) ns) ns		0 ns		0 ns	200	
6 de la Cursor 1	298 ns																					

```
module Q2_DM(D,A,B,C,Sel,Out,Out_bar);
input [2:0]D;
input A,B,C;
input Sel;
output Out,Out_bar;
wire r1,r2;
not(Out_bar,Out);
or(r1,D[2],D[0]&D[1]);
xnor(r2,A,B,C);
assign Out=(Sel)?r2:r1;
endmodule
module Q2_BM(D,A,B,C,Sel,Out,Out_bar);
input [2:0]D;
input A,B,C;
input Sel;
output reg Out,Out_bar;
always @(*) begin
      if (Sel)
      Out=^(A^B^C);
      else
      Out=(D[0]&D[1])|D[2];
      Out_bar=~Out;
end
endmodule
module Q2_tb();
reg A,B,C;
reg [2:0]D;
```

```
reg Sel;
wire Out1,Out_bar1,Out2,Out_bar2;
Q2_DM dut1(D,A,B,C,Sel,Out1,Out_bar1);
Q2_BM dut2(D,A,B,C,Sel,Out2,Out_bar2);
integer i=0;
initial begin
for(i=0;i<20;i=i+1)begin
A=$random;
B=$random;
C=$random;
D=$random;
Sel=$random;
#10
if(Out1!=Out2)begin
",i,A,B,C,D,Sel,Out1,Out2);
$stop;
end
end
$stop;
end
```




```
module Q3_DM(X,Y);
input[3:0]X;
output[1:0]Y;
assign Y=(X[3])?2'b11:(X[2])?2'b10:(X[1])?2'b01:2'b00;
endmodule
module Q3_BM(X,Y);
input[3:0]X;
output reg [1:0]Y;
always @(*)begin
if(X[3])
Y=2'b11;
else if(X[2])
Y=2'b10;
else if(X[1])
Y=2'b01;
else
Y=2'b00;
end
endmodule
module Q3_tb();
reg [3:0]X;
wire [1:0]Y1,Y2;
Q3_DM dut1(X,Y1);
Q3_BM dut2(X,Y2);
integer i=0;
```



```
***********
module Q4_DM(A,B,C);
parameter N=1;
input [N-1:0]A,B;
output [N-1:0]C;
assign C=A+B;
endmodule
module Q4_BM(A,B,C);
parameter N=1;
input [N-1:0]A,B;
output reg [N-1:0]C;
always @(*) begin
C=A+B;
end
endmodule
module Q4_tb();
parameter N=3;
reg [N-1:0]A,B;
wire [N-1:0]C1,C2;
Q4_DM #(N) dut1(A,B,C1);
Q4_BM #(N) dut2(A,B,C2);
integer i=0;
initial begin
for(i=0;i<20;i=i+1)begin
A=$random;
B=$random;
#10
if(C1!=C2)begin
```

```
$display("Error A=%b B=%b C1=%b C2=%b",A,B,C1,C2);
$stop;
end
end
$stop;
end
initial begin
$monitor("A=%b B=%b C1=%b C2=%b",A,B,C1,C2);
```

end



```
module Q5_ALU_SM(A,B,OPcode,C);
parameter N=3;
input [N-1:0]A,B;
input [1:0]OPcode;
output [N-1:0]C;
wire [N-1:0]r1;
Q4_BM #(N) dut1(A,B,r1);
assign C=(OPcode[0])?(OPcode[1])?A^B:A|B:(OPcode[1])?A-B:r1;
endmodule
module Q5_tb();
parameter N=3;
reg [N-1:0]A,B;
reg [1:0]OPcode;
wire [N-1:0]C;
Q5_ALU_SM #(N) dut(A,B,OPcode,C);
integer i=0;
initial begin
for(i=0;i<20;i=i+1) begin
A=$random;
B=$random;
OPcode=$random;
#10;
end
$stop;
end
initial begin
      $monitor("A=%b
                                           C2=%b",A,B,OPcode,C);
                        B=%b OPcode=%b
```

end




```
module Q6_seg_SM(A,B,OPcode,ENable,a,b,c,d,e,f,g);
input [3:0]A,B;
input [1:0]OPcode;
input ENable;
output reg a,b,c,d,e,f,g;
wire [3:0] C;
Q5_ALU_SM #(4) dut(A,B,OPcode,C);
initial begin
       $display("C E a b c d e f g");
       $monitor("%h %b %b %b %b %b %b %b %b ",C,ENable,a,b,c,d,e,f,g);
end
always @(*) begin
       if (~ENable) begin
               {a,b,c,d,e,f,g}=7'b0;
       end
       else if (ENable) begin
```

```
case(C)
        4'h0:{a,b,c,d,e,f,g}=7'b111_1110;
        4'h1:{a,b,c,d,e,f,g}=7'b011_0000;
        4'h2:{a,b,c,d,e,f,g}=7'b110_1101;
        4'h3:{a,b,c,d,e,f,g}=7'b111_1001;
        4'h4:{a,b,c,d,e,f,g}=7'b111_0011;
        4'h5:{a,b,c,d,e,f,g}=7'b011_1011;
        4'h6:{a,b,c,d,e,f,g}=7'b101_1111;
        4'h7:{a,b,c,d,e,f,g}=7'b111_0001;
        4'h8:{a,b,c,d,e,f,g}=7'b111_1111;
        4'h9:{a,b,c,d,e,f,g}=7'b111_1011;
        4'hA:{a,b,c,d,e,f,g}=7'b111_0111;
        4'hB:{a,b,c,d,e,f,g}=7'b001_1111;
        4'hC:{a,b,c,d,e,f,g}=7'b100_1110;
        4'hD:{a,b,c,d,e,f,g}=7'b011_1101;
        4'hE:{a,b,c,d,e,f,g}=7'b100_1111;
        4'hF:{a,b,c,d,e,f,g}=7'b100_0111;
        default : {a,b,c,d,e,f,g}=7'b0;
        endcase
        end
endmodule
module Q6_tb();
reg [3:0]A,B;
reg [1:0]OPcode;
reg ENable;
wire a,b,c,d,e,f,g;
Q6_seg_SM dut(A,B,OPcode,ENable,a,b,c,d,e,f,g);
integer i=0;
initial begin
```

end

ENable=0;
for(i=0;i<50;i=i+1) begin
A=\$random;
B=\$random;
OPcode=\$random;
#10;
ENable=1;
end
\$stop;
end



C Enable a ,b,c,d,e,f,g

