



بسم الله الرحمن الرحيم

**Project Title:** Transistor-Level 2X1 Multiplexer Design

- Author: Ahmed Assem Mohamed

## 1. Abstraction

This report presents the design and implementation of a multiplexer (MUX 2×1) at the transistor level using MOSFET technology, leveraging 130nm MOSFET technology. The circuit was meticulously developed and simulated using Cadence Virtuoso.

## 2. Logic Function and Truth Table

$$Y = \sim \text{SEL} \cdot \text{IN0} \mid \text{SEL} \cdot \text{IN1}$$

SEL	IN0	IN1	Y (OUT)
0	0	X	0
0	1	X	1
1	X	0	0
1	X	1	1


### Explanation:

When  $S = 0$ , the output is IN0.

When  $S = 1$ , the output is IN1.

### 3. Circuit Design


#### 3.1. Schematic




#### 3.2. Design Approach

- 130nm CMOS process
- 1.2V VDD
- INPUTS: IN0, IN1, SEL
- OUTPUT: OUT
- Input Parameter: WN\_MUX
- Sizes: And:  $2.5 \cdot \text{WN\_MUX}$ , OR:  $5 \cdot \text{WN\_MUX}$ , INV:  $\text{WN\_MUX}$
- why? : The sizes of gates are approximated calculation based on the logical effort of each gate, not simulation results while assuming  $\text{CL} = 15 \cdot \text{CREF}(\text{INV})$ .

### 3.3. Symbol



## 4. Simulation and Results



Note: the simulation result is performed with an input  $f = 333.3\text{MHz}$  for IN1, while for IN2  $\frac{1}{3} * f$