



بسم الله الرحمن الرحيم

Project Title: Transistor-Level AND Gate Design

- Author: Ahmed Assem Mohamed

1. Abstraction

This report presents the design and implementation of an AND gate at the transistor level, leveraging 130nm MOSFET technology. The circuit was meticulously developed and simulated using Cadence Virtuoso.


2. Logic Function and Truth Table

$$Y = IN0 \cdot IN1$$

IN0	IN1	Y (IN0 AND IN1)
0	0	0
0	1	0
1	0	0
1	1	1

3. Circuit Design


3.1. Schematic




3.2. Design Approach

- 130nm CMOS process
- 1.2V VDD
- INPUTS: IN0, IN1
- OUTPUT: OUT
- Input Parameter: WN_AND
- Sizes: WN_AND for the AND, while $1.4 \cdot \text{WN_AND}$ for the INV
- why 1.4? NAND should be lower, to avoid wasting extra power in charging and discharging its own capacitance.
- while assuming $CL = 15 \cdot C_{REF}(\text{INV})$, $g \cdot f$ is approximately 4, g of NAND = 1.36 so, size of the AND = $0.8 \cdot \text{AND_ref}$, since $\text{WN_AND_ref} = 2 \cdot \text{WN_INV}$ therefore $\text{WN_INV} = 1.4 \cdot \text{WN_AND}$

3.3. Symbol



4. Simulation and Results



Note: the simulation result is performed with an input $f = 1.25\text{GHz}$ for IN1, while for IN2 = $1/3 * f$