

SPARTAN6 - DSP48A1

Project 1




Under Supervision of:

ENG. Kareem Waseem

ENG. Mohamed Khaled

Submitted by: Ahmed Belal

• Annotated Project Schematic:



Main Module Code:

```
module Project_1(clk,A,B,C,D,OPMODE,BCIN,CARRYIN,RSTA,RSTB,RSTM ,RSTP,RSTC,
RSTD RSTCARRYIN ,RSTOPMODE ,CEA ,CEB,CEM ,CEP ,CEC ,CED ,CECARRYIN,CEOPMODE ,PCIN,
BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
parameter AOREG = 0;
parameter A1REG = 1 ;
parameter BOREG = 0;
parameter B1REG = 1;
parameter CREG = 1 ;
parameter DREG = 1;
parameter MREG = 1;
parameter PREG = 1 ;
parameter CARRYINREG = 1 ;
parameter CARRYOUTREG = 1 ;
parameter OPMODEREG = 1 ;
parameter CARRYINSEL = "OPMODE5"; // CARRYIN or OPMODE5
parameter B_INPUT = "DIRECT" ; // DIRECT or CASCADE
parameter RSTTYPE = "SYNC"; // ASYNC or SYNC
input [17:0] A,B,D,BCIN;
input [47:0] C,PCIN;
input [7:0] OPMODE;
input CARRYIN, clk, CEA, CEB, CEC, CECARRYIN,
        CED, CEM, CEOPMODE, CEP, RSTA, RSTB, RSTC, RSTCARRYIN, RSTD,
        RSTM,RSTOPMODE,RSTP ;
output reg [47:0] P,PCOUT;
output reg CARRYOUT, CARRYOUTF;
output reg [17:0] BCOUT;
output reg [35:0] M;
wire [17:0] mux_B;
reg [17:0] A0_reg,A1_reg,B0_reg,B1_reg,D_reg,mux_A0,mux_A1,mux_B0,mux_B1,mux_D,mux_ADD_1 ;
reg [47:0] C_reg,P_reg,mux_C,mux_P,mux_X,mux_Z;
reg [35:0] M_reg,mux_M;
reg [7:0] OPMODE_reg ;
reg CARRYIN_reg,CARRYOUT_reg,mux_CIN,mux_COUT,mux_CIN_SEL ;
reg [17:0] ADD_1; // The output of Pre-Adder/Subtracter
reg [35:0] MULTI; // The output of Multiplication process
reg [48:0] ADD_2 ; /* The output of Post-Adder/Subtracter but it is used
                        49 bit to take the ADD_2[48] to give it to CARYYOUT*/
assign mux_B = (B_INPUT == "DIRECT") ? B :
                (B_INPUT == "CASCADE") ? BCIN : 18'b0; // B first selection
```

```
//FIRST Sequential Always Block of clk_1
    always @(posedge clk or posedge RSTA or posedge RSTB or posedge RSTC or posedge RSTD or posedge RSTOPMODE) begin
        if (RSTA) A0_reg <= 0;
        else if (CEA) A0_reg <= A;
        if (RSTB) B0_reg <= 0;</pre>
        else if (CEB) B0_reg <= mux_B;</pre>
        if (RSTC) C_reg <= 0;
        else if (CEC) C_reg <= C;</pre>
        if (RSTD) D_reg <= 0;</pre>
        else if (CED) D_reg <= D;
        if (RSTOPMODE) OPMODE_reg <= 0;</pre>
        else if (CEOPMODE) OPMODE_reg <= OPMODE;</pre>
    always @(posedge clk) begin
        if (RSTA) A0_reg <= 0;
        else if (CEA) A0_reg <= A;
        if (RSTB) B0_reg <= 0;
        else if (CEB) B0_reg <= mux_B;</pre>
        if (RSTC) C_reg <= 0;</pre>
        else if (CEC) C_reg <= C;</pre>
        if (RSTD) D_reg <= 0;</pre>
        else if (CED) D_reg <= D;</pre>
        if (RSTOPMODE) OPMODE_reg <= 0;</pre>
        else if (CEOPMODE) OPMODE_reg <= OPMODE;</pre>
endgenerate
```

```
//FIRST Combinational Always Block of clk_1
      always @(*) begin
 90
          // mux_A0
          if(A0REG)
              mux\_A0 = A0\_reg;
          else
              mux\_A0 = A;
          // mux_B0
          if(B0REG)
              mux_B0 = B0_reg;
          else
              mux_B0 = mux_B;
          if(CREG)
              mux_C = C_reg ;
          else
              mux_C = C;
          // mux_D
110
          if(DREG)
111
              mux_D = D_reg ;
112
          else
113
              mux_D = D;
114
115
          // Pre-Adder/Subtracter Output (ADD_1)
116
          if (OPMODE_reg[6])
117
              ADD_1 = mux_D - mux_B0;
118
          else
119
              ADD_1 = mux_D + mux_B0;
120
121
          // Mux of OPMODE[4] that choose bet. Pre-Adder/Subtracter OR Mux_B0
          if (OPMODE_reg[4])
122
123
              mux\_ADD\_1 = ADD\_1;
124
          else
125
              mux_ADD_1 = mux_B0;
126
127
      end
128
129
```

```
generate
if (RSTTYPE == "ASYNC") begin
    always @(posedge clk or posedge RSTA or posedge RSTB) begin
        if (RSTA) A1_reg <= 0;
        else if (CEA) A1_reg <= mux_A0;
        if (RSTB) B1_reg <= 0;
        else if (CEB) B1_reg <= mux_ADD_1;</pre>
end else if (RSTTYPE == "SYNC") begin
    always @(posedge clk) begin
        if (RSTA) A1_reg <= 0;
        else if (CEA) A1_reg <= mux_A0;
        if (RSTB) B1_reg <= 0;
        else if (CEB) B1_reg <= mux_ADD_1;</pre>
    end
endgenerate
always @(*) begin
    if (A1REG)
        mux_A1 = A1_{reg};
    else
        mux_A1 = mux_A0;
    if (B1REG)
        mux_B1 = B1_{reg};
        mux_B1 = mux_ADD_1;
    BCOUT = mux_B1;
    MULTI = mux_A1 * mux_B1;
    if (CARRYINSEL == "OPMODE5")
        mux_CIN_SEL = OPMODE_reg[5] ;
    else if (CARRYINSEL == "CARRYIN")
        mux_CIN_SEL = CARRYIN ;
        mux_CIN_SEL = 0 ;
end
```

```
generate
    always @(posedge clk or posedge RSTM or posedge RSTCARRYIN) begin
        if (RSTM) M_reg <= 0;</pre>
        else if (CEM) M_reg <= MULTI;</pre>
        if (RSTCARRYIN) CARRYIN_reg <= 0;</pre>
        else if (CECARRYIN) CARRYIN_reg <= mux_CIN_SEL;</pre>
    always @(posedge clk) begin
        if (RSTM) M_reg <= 0;</pre>
        else if (CEM) M_reg <= MULTI;</pre>
        if (RSTCARRYIN) CARRYIN_reg <= 0;</pre>
        else if (CECARRYIN) CARRYIN_reg <= mux_CIN_SEL;</pre>
endgenerate
always @(*) begin
    if (MREG)
        mux_M = M_reg ;
        mux_M = MULTI ;
    if (CARRYINREG)
        mux_CIN = CARRYIN_reg ;
        mux_CIN = mux_CIN_SEL ;
    M = mux_M;
    case (OPMODE_reg[1:0])
        2'b00: mux_X = 0;
        2'b01: mux_X = mux_M;
        2'b10: mux_X = mux_P;
        2'b11: mux_X = \{mux_D[11:0], mux_A1[17:0], mux_B1[17:0]\};
    case (OPMODE_reg[3:2])
        2'b00: mux_Z = 0;
        2'b01: mux_Z = PCIN ;
        2'b10: mux_Z = mux_P;
        2'b11: mux_Z = mux_C;
    if (OPMODE_reg[7])
        ADD_2 = mux_Z - (mux_X + mux_CIN);
        ADD_2 = mux_Z + mux_X + mux_CIN;
end
```

```
generate
if (RSTTYPE == "ASYNC") begin
    always @(posedge clk or posedge RSTP or posedge RSTCARRYIN) begin
        if (RSTP) P reg <= 0;
        else if (CEP) P_reg \leftarrow ADD_2[47:0];
        if (RSTCARRYIN) CARRYOUT_reg <= 0;</pre>
        else if (CECARRYIN) CARRYOUT_reg <= ADD_2[48];</pre>
    end
end else if (RSTTYPE == "SYNC") begin
    always @(posedge clk) begin
        if (RSTP) P_reg <= 0;
        else if (CEP) P reg \leftarrow ADD 2[47:0];
        if (RSTCARRYIN) CARRYOUT_reg <= 0;</pre>
        else if (CECARRYIN) CARRYOUT_reg <= ADD_2[48];
    end
end
endgenerate
always @(*) begin
    if (CARRYOUTREG)
        mux_COUT = CARRYOUT_reg ;
        mux_COUT = ADD_2[48];
    CARRYOUT = mux_COUT ;
    CARRYOUTF = mux_COUT ;
    if(PREG)
        mux_P = P_reg ;
    else
        mux_P = ADD_2[47:0];
    P = mux P;
    PCOUT = mux_P;
end
{\tt endmodule}
```

• Test Bench Code:

```
module Project_1_tb();
     reg [17:0] A,B,D,BCIN;
     reg [47:0] C,PCIN;
     reg [7:0] OPMODE;
   ∨ reg
            CARRYIN, clk, CEA, CEB, CEC, CECARRYIN,
              CED, CEM, CEOPMODE, CEP, RSTA, RSTB, RSTC, RSTCARRYIN, RSTD,
              RSTM, RSTOPMODE, RSTP;
     wire [47:0] P,PCOUT;
     wire CARRYOUT, CARRYOUTF;
     wire [17:0] BCOUT;
     wire [35:0] M;
15
16 \times Project_1 #(
17
          .A0REG(0),
18
          .A1REG(1),
          .B0REG(0),
20
          .B1REG(1),
          .CREG(1),
22
          .DREG(1),
23
          .MREG(1),
24
          .PREG(1),
25
          .CARRYINREG(1),
26
          .CARRYOUTREG(1),
27
          .OPMODEREG(1),
          .CARRYINSEL("OPMODE5"),
29
          .B_INPUT("DIRECT"),
30
          .RSTTYPE("SYNC")
31 \simetizerright > )tb ( clk,A,B,C,D,OPMODE,BCIN,CARRYIN,RSTA,RSTB,RSTM,RSTP,RSTC,
32
              RSTD, RSTCARRYIN, RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN,
33
              CEOPMODE, PCIN, BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF
34
36
37
38 vinitial begin
          clk = 0;
39
          forever begin
41
              #1 clk = \sim clk;
43
     end
45
     initial begin
```

```
//2.1. Verify Reset Operation
RSTA = 1;
RSTB = 1;
RSTC = 1;
RSTD = 1;
RSTCARRYIN = 1 ;
RSTOPMODE = 1;
RSTM = 1;
RSTP = 1;
CEA = 0;
CEB = 0;
CEC = 0;
CED = 0;
CEP = 0;
CEM = 0;
CECARRYIN = 0;
CEOPMODE = 0;
A = $random ;
B = random;
C = $random;
D = $random;
CARRYIN = $random ;
OPMODE = $random ;
PCIN = $random;
BCIN = $random ;
@(negedge clk);
if (M != 0 || P != 0 || CARRYOUT != 0 || CARRYOUTF != 0 || BCOUT != 0 || PCOUT != 0) begin
    $display ("error in 2.1. Verify Reset Operation");
    $stop ;
```

```
RSTA = 0;
     RSTB = 0;
      RSTD = 0;
     RSTOPMODE = 0;
     RSTM = 0;
     RSTP = 0;
     CEA = 1;
     CEB = 1;
     CED = 1 ;
     CECARRYIN = 1 ;
     CEOPMODE = 1 ;
     OPMODE = 8'b11011101;
     A = 20;
     C = 350 ;
     D = 25;
     BCIN = $random;
     PCIN = $random;
     CARRYIN = $random ;
     repeat(4) @(negedge clk);
114 v if (M != 36'h12c || P != 48'h32 || CARRYOUT != 0 || CARRYOUTF != 0 || BCOUT != 18'hf || PCOUT != 48'h32) begin
         $display ("error in 2.2. Verify DSP Path 1");
         $stop ;
```

```
//2.3. Verify DSP Path 2
//2.3. Verify DSP Path 2

OPMODE = 8'b00010000 ;

A = 20 ;

B = 10 ;

C = 350 ;

D = 25 ;

BCIN = $random ;

PCIN = $random ;

CARRYIN = $random ;

repeat(3) @(negedge clk) ;

if (M != 36'h2bc || P != 0 || CARRYOUT != 0 || BCOUT != 18'h23 || PCOUT != 0) begin

$display ("error in 2.3. Verify DSP Path 2") ;

$stop ;

end


end
```


```
OPMODE = 8'b00001010 ;
     A = 20 ;
     B = 10 ;
     BCIN = $random ;
     PCIN = $random;
     CARRYIN = $random;
         $display ("error in 2.4. Verify DSP Path 3");
         $stop ;
     OPMODE = 8'b10100111;
    C = 350 ;
     BCIN = $random;
     PCIN = 3000 ;
     CARRYIN = $random;
169 repeat(3) @(negedge clk);
171 v if (M != 36'hle || P != 48'hfe6fffec0bb1 || CARRYOUT != 1 || CARRYOUTF != 1 || BCOUT != 18'h6 || PCOUT != 48'hfe6fffec0bb1) begin
         $display ("error in 2.5. Verify DSP Path 4");
         $stop ;
     $stop;
```


Do File:

```
vlib work
vlog Project_1.v Project_1_tb.v
vsim -voptargs=+acc work.Project_1_tb
add wave *
run -all
#quit -sim
```

• Questa Sim Snippets:







Only timing constraint & Debug core constraint:

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
```

```
create_debug_core u_ila_0 ila
set property ALL PROBE SAME MU true [get debug cores u ila 0]
 set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
 set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
 set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
set property PROBE TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 18 [get_debug_ports u_ila_0/probe0]
 connect_debug_port u_ila_0/probe0 [get_nets [list (8_IBUF[0]) (8_IBUF[1]) (8_IBUF[2]) (8_IBUF[3]) (8_IBUF[4]) (8_IBUF[5]) (8_IBUF[5]) (8_IBUF[6]) (8_IBUF[7]) (8_IBUF[7])
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 18 [get_debug_ports u_ila_0/probe1]
 connect_debug_port u_ila_0/probe1 [get_nets [list (D_IBUF[0]) (D_IBUF[1]) {D_IBUF[2]) {D_IBUF[3]} {D_IBUF[4]} {D_IBUF[5]} {D_IBUF[5]} {D_IBUF[6]} {D_IBUF[6]} {D_IBUF[7]} {D_IBUF[7]}
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
 set_property port_width 18 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list (BCOUT_OBUF[0]) {BCOUT_OBUF[1]} {BCOUT_OBUF[2]} {BCOUT_OBUF[3]} {BCOUT_OBUF[5]} {BCOUT_OBUF[5]} {BCOUT_OBUF[5]}
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 48 [get_debug_ports u_ila_0/probe3]
connect_debug_port _ila_0/probe3 [get_nets [list (c_IBUF[0]) (C_IBUF[1]) (c_IBUF[2]) (C_IBUF[3]) (C_IBUF[4]) (C_IBUF[5]) (C_IBUF[6]) (C_IBUF[6]) (C_IBUF[7]) (C_IB
create_debug_port u_ila_0 probe
 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 18 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list (A_IBUF[0]) (A_IBUF[1]) {A_IBUF[2]) {A_IBUF[3]} {A_IBUF[4]} {A_IBUF[5]} {A_IBUF[6]} {A_IBUF[6]} {A_IBUF[7]} {A_I
create_debug_port u_ila_0 probe
 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set property port width 36 [get debug ports u ila 0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list (M_OBUF[0]) (M_OBUF[1]) (M_OBUF[2]) (M_OBUF[3]) (M_OBUF[4]) (M_OBUF[5]) (M_OBUF[6]) (M_OBUF[7]) (M_O
  create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 48 [get_debug_ports u_ila_0/probe6]
 create_debug_port u_ila_0 probe
 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
 set_property port_width 8 [get_debug_ports u_ila_0/probe7]
  connect_debug_port u_ila_0/probe7 [get_nets [list {OPMODE_IBUF[0]} {OPMODE_IBUF[1]} {OPMODE_IBUF[2]} {OPMODE_IBUF[3]} {OPMODE_IBUF[3]} {OPMODE_IBUF[4]} {OPMODE_IBUF[4]}
create_debug_port u_ila_0 probe
 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
  set_property port_width 48 [get_debug_ports u_ila_0/probe8]
  connect_debug_port_u_ila_0/probe8 [get_nets [list {PCIN_IBUF[0]} {PCIN_IBUF[1]} {PCIN_IBUF[2]} {PCIN_IBUF[3]} {PCIN_IBUF[4]} {PCIN_IBUF[5]} {PCIN_IBUF[6]}
```

```
connect_debug_port u_ila_0/probe8 [get_nets [list {PCIN_IBUF[0]} {PCIN_IBUF[1]} {PCIN_IBUF[2]} {PCIN_IBUF[3]} {PCIN_IBUF[4]} {PCIN_IBUF[5]}
 create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list CARRYOUTF_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list CEA_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list CEB_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
 set_property port_width 1 [get_debug_ports u_ila_0/probe12]
 connect_debug_port u_ila_0/probe12 [get_nets [list CEC_IBUF]]
create_debug_port u_ila_0 probe
 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list CECARRYIN_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list CED_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list CEM_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list CEOPMODE_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list CEP_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect debug port u ila 0/probe18 [get nets [list clk IBUF]]
create_debug_port u_ila_0 probe
 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
 set_property port_width 1 [get_debug_ports u_ila_0/probe19]
 connect_debug_port u_ila_0/probe19 [get_nets [list RSTA_IBUF]]
```

```
create_debug_port u_ila_0 probe
      set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe20]
      set_property port_width 1 [get_debug_ports u_ila_0/probe20]
      connect_debug_port u_ila_0/probe20 [get_nets [list RSTB_IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
      set_property port_width 1 [get_debug_ports u_ila_0/probe21]
      connect_debug_port u_ila_0/probe21 [get_nets [list RSTC_IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
      set_property port_width 1 [get_debug_ports u_ila_0/probe22]
      connect_debug_port u_ila_0/probe22 [get_nets [list RSTCARRYIN_IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
      set_property port_width 1 [get_debug_ports u_ila_0/probe23]
      connect_debug_port u_ila_0/probe23 [get_nets [list RSTD_IBUF]]
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
      set_property port_width 1 [get_debug_ports u_ila_0/probe24]
      connect_debug_port u_ila_0/probe24 [get_nets [list RSTM_IBUF]]
270
271
      create_debug_port u_ila_0 probe
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
      set_property port_width 1 [get_debug_ports u_ila_0/probe25]
      connect_debug_port u_ila_0/probe25 [get_nets [list RSTOPMODE_IBUF]]
      create_debug_port u_ila_0 probe
276
      set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
      set_property port_width 1 [get_debug_ports u_ila_0/probe26]
      connect_debug_port u_ila_0/probe26 [get_nets [list RSTP_IBUF]]
      set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
      set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
      set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
      connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
```

It is important to note that:

Now I will show the schematic from VIVADO, and when I compared it to the schematic given in the project, I found a difference where the:

Inputs (BCIN, CARRYIN) and Registers (A0REG, B0REG) are not present in the synthesized schematic.


This is due to the fact that the parameters controlling these components were set in a way that **disables their activation** during synthesis.

Specifically, the following parameters were responsible for this behavior:

- B_INPUT = "DIRECT" disables the use of BCIN, so the input is optimized away.
- CARRYINSEL = "OPMODE5" causes the design to rely on OPMODE[5] instead of CARRYIN, making the CARRYIN input unused.
- A0REG = 0 and B0REG = 0 bypass the first stage registers for A and B, resulting in A0 reg and B0 reg not being instantiated or connected.

Since these elements are not functionally required in the current parameter configuration, **VIVADO** removes them during synthesis optimization. This is expected behavior and confirms that the design is functioning correctly according to the defined parameters.


• Schematic after Elaboration:




Messages after Elaboration:




• Schematic After Synthesis:






• Utilization after Synthesis:




• Timing after Synthesis:




Messages after Synthesis:




• Device after Implementation:




• Schematic after Implementation:



• Utilization after Implementation:



• Timing after Implementation:



Messages after Implementation:



• Quest Lint Checking:

