RTL Code:

```
module D_mux_SYNC (D, clk, clk_en, rst, out);
parameter PARAM REG = 1;
parameter WIDTH = 18;
input [WIDTH-1:0] D;
input clk, clk_en, rst;
output reg [WIDTH-1:0] out;
reg [WIDTH-1:0] D_reg;
always @ (posedge clk) begin
   if (rst) begin
       D reg <= 0;
       D reg <= D;
end
always @(*) begin
      out = D reg;
    out = D;
end
endmodule
```

```
module D_mux_ASYNC (D, clk, clk_en, rst, out);

parameter PARAM_REG = 0;

parameter WIDTH = 18;

input [WIDTH-1:0] D;

input clk, clk_en, rst;

output reg [WIDTH-1:0] out;
```

```
reg [WIDTH-1:0] D_reg;

always @ (posedge clk or posedge rst) begin
    if (rst) begin
        D_reg <= 0;
    end
    else begin
        if (clk_en)
        D_reg <= D;
    end
end
always @(*) begin

    if (PARAM_REG) begin
        out = D_reg;
    end
    else begin
        out = D;
    end
end
end</pre>
```

```
module DSP48A1 (A, B, C, D, CLK, CARRYIN, OPMODE, BCIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, COPMODE, PCIN, BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);

parameter WIDTH_A = 18;
parameter WIDTH_C = 48;
parameter WIDTH_OP = 8;
parameter WIDTH_M = 36;
parameter WIDTH_CARRY = 1;
parameter AOREG = 0;
parameter BOREG = 0;
parameter B1REG = 1;
parameter CREG = 1;
parameter CREG = 1;
```

```
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter CARRYOUTREG = 1;
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5";
parameter B INPUT = "DIRECT";
parameter RSTTYPE = "SYNC";
input [WIDTH A-1:0] A, B, D, BCIN;
input [WIDTH C-1:0] C, PCIN;
input [WIDTH OP-1:0] OPMODE;
input CLK, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN,
RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, COPMODE;
output [17:0] BCOUT;
output [47:0] P;
output [47:0] PCOUT;
output [35:0] M;
output CARRYOUT;
output CARRYOUTF;
wire [17:0] OUT D, OUT AO, OUT A1, OUT B0, OUT B1;
wire [47:0] OUT C;
wire [7:0] OUT OPMODE;
wire [35:0] OUT M;
wire OUT CARRYIN;
reg [17:0] out adder1, input B1;
reg [35:0] multiplier out;
reg [47:0] out mux x, out mux z;
reg [48:0] out adder2;
generate
    if (RSTTYPE == "SYNC") begin
       D_mux_SYNC #(DREG, WIDTH A) D (D, CLK, CED, RSTD, OUT D);
       D mux SYNC #(A0REG, WIDTH A) A0 (A, CLK, CEA, RSTA, OUT A0);
        D mux SYNC #(CREG, WIDTH C) C (C, CLK, CEC, RSTC, OUT C);
        D mux SYNC # (OPMODEREG, WIDTH OP) OP (OPMODE, CLK, COPMOD,
RSTOPMODE, OUT OPMODE);
```

```
if (B INPUT == "DIRECT") begin
           D mux SYNC #(BOREG, WIDTH A) BO (B, CLK, CEB, RSTB, OUT BO);
          D_mux_SYNC #(BOREG, WIDTH_A) BO (BCIN, CLK, CEB, RSTB,
OUT B0);
       D mux ASYNC #(DREG, WIDTH A) D (D, CLK, CED, RSTD, OUT D);
       D mux ASYNC #(AOREG, WIDTH A) AO (A, CLK, CEA, RSTA, OUT AO);
       D mux ASYNC # (CREG, WIDTH C) C (C, CLK, CEC, RSTC, OUT C);
       D mux ASYNC #(OPMODEREG, WIDTH OP) OP (OPMODE, CLK, COPMOD,
RSTOPMODE, OUT OPMODE);
       if (B INPUT == "DIRECT") begin
           D mux ASYNC #(BOREG, WIDTH A) BO (B, CLK, CEB, RSTB, OUT BO);
          D mux ASYNC #(BOREG, WIDTH A) BO (BCIN, CLK, CEB, RSTB,
OUT B0);
endgenerate
always @(*) begin
   if (OUT OPMODE[6]) begin
       input B1 = out adder1;
       input_B1 = OUT_B0;
```

```
end
generate
   if (RSTTYPE == "SYNC") begin
      D_mux_SYNC #(B1REG, WIDTH A) B1 (input B1, CLK, CEB, RSTB,
OUT_B1);
       D mux ASYNC #(B1REG, WIDTH A) B1 (input B1, CLK, CEB, RSTB,
OUT_B1);
   if (RSTTYPE == "SYNC") begin
       D mux SYNC #(A1REG, WIDTH A) A1 (OUT A0, CLK, CEA, RSTA, OUT A1);
       D mux ASYNC #(A1REG, WIDTH A) A1 (OUT A0, CLK, CEA, RSTA, OUT A1);
endgenerate
assign BCOUT = OUT B1;
always @(*) begin
   multiplier out = OUT B1 * OUT A1;
end
generate
   if (RSTTYPE == "SYNC") begin
       D mux SYNC #(MREG, WIDTH M) M (multiplier out, CLK, CEM, RSTM,
OUT M);
       D mux ASYNC #(MREG, WIDTH M) M (multiplier out, CLK, CEM, RSTM,
OUT M);
endgenerate
```

```
assign M = OUT M;
generate
   if ( CARRYINSEL == "OPMODE5") begin
       if (RSTTYPE == "SYNC") begin
            D_mux_SYNC #(CARRYINREG, WIDTH_CARRY) CARRYIN (OPMODE[5],
CLK, CECARRYIN, RSTCARRYIN, OUT CARRYIN);
           D mux ASYNC # (CARRYINREG, WIDTH CARRY) CARRYIN (OPMODE[5],
CLK, CECARRYIN, RSTCARRYIN, OUT CARRYIN);
        if (RSTTYPE == "SYNC") begin
            D mux SYNC #(CARRYINREG, WIDTH CARRY) CARRYIN (CARRYIN, CLK,
CECARRYIN, RSTCARRYIN, OUT CARRYIN);
           D mux ASYNC #(CARRYINREG, WIDTH CARRY) CARRYIN (CARRYIN, CLK,
CECARRYIN, RSTCARRYIN, OUT CARRYIN);
endgenerate
always @(*) begin
   if (OUT OPMODE[1:0] == 0) begin
   else if (OUT OPMODE[1:0] == 1) begin
   else if (OUT OPMODE[1:0] == 2) begin
        out_mux_x = {OUT_D[11:0], OUT A0, OUT B0};
   if (OUT OPMODE[3:2] == 0) begin
```

```
else if (OUT OPMODE[3:2] == 1) begin
end
always @(*) begin
   if (OUT OPMODE[7]) begin
       out adder2 = out mux z - (out mux x + OUT CARRYIN);
end
generate
   if (RSTTYPE == "SYNC") begin
            D mux SYNC #(CARRYOUTREG, WIDTH CARRY) CARRYOUT
(out adder2[48], CLK, CECARRYIN, RSTCARRYIN, CARRYOUT);
            D mux ASYNC # (CARRYOUTREG, WIDTH CARRY) CARRYOUT
(out adder2[48], CLK, CECARRYIN, RSTCARRYIN, CARRYOUT);
    if (RSTTYPE == "SYNC") begin
         D mux SYNC #(PREG, WIDTH C) P (out adder2[47:0], CLK, CEP, RSTP,
P);
       D mux ASYNC #(PREG, WIDTH C) P (out adder2[47:0], CLK, CEP, RSTP,
P);
```

```
endgenerate
assign CARRYOUTF = CARRYOUT;
assign PCOUT = P;
endmodule
```

Testbench:

```
module test DSP48A1 ();
parameter WIDTH A = 18;
parameter WIDTH C = 48;
parameter WIDTH OP = 8;
parameter WIDTH M = 36;
parameter WIDTH CARRY = 1;
parameter AOREG = 0;
parameter BOREG = 0;
parameter A1REG = 1;
parameter B1REG = 1;
parameter CREG = 1;
parameter DREG = 1;
parameter MREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter CARRYOUTREG = 1;
parameter OPMODEREG = 1;
parameter CARRYINSEL = "OPMODE5";
parameter B INPUT = "DIRECT";
parameter RSTTYPE = "SYNC";
reg [WIDTH A - 1:0] A, B, D, BCIN;
reg [WIDTH C - 1:0] C, PCIN;
reg [WIDTH OP - 1:0] OPMODE;
reg CLK, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN,
RSTOPMODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, COPMODE;
wire [17:0] BCOUT;
wire [47:0] PCOUT, P;
wire [35:0] M;
wire CARRYOUT, CARRYOUTF;
```


```
DSP48A1 #(WIDTH A, WIDTH C, WIDTH OP, WIDTH M, WIDTH CARRY, AOREG, BOREG,
A1REG, B1REG, CREG, DREG, MREG, PREG, CARRYINREG, CARRYOUTREG, OPMODEREG,
CARRYINSEL, B INPUT, RSTTYPE) DUT1 (A, B, C, D, CLK, CARRYIN, OPMODE,
BCIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE, CEA, CEB,
CEM, CEP, CEC, CED, CECARRYIN, COPMODE, PCIN, BCOUT, PCOUT, P, M,
CARRYOUT, CARRYOUTF);
initial begin
   CLK=0;
      #1 CLK=~CLK;
end
initial begin
   RSTA=1;
   RSTB=1;
   RSTM=1;
   RSTP=1;
   RSTD=1;
   RSTCARRYIN=1;
   RSTOPMODE=1;
   A=10;
   B=15;
   C=12;
   D=3;
   CARRYIN=0;
    OPMODE=8'b00110101;
    BCIN=100;
    CEA=1;
    CEB=1;
    CEM=1;
    CEP=1;
    CEC=1;
    CECARRYIN=1;
    COPMODE=0;
    PCIN=40;
```

```
repeat(10) begin
        @(negedge CLK);
    RSTB=0;
    RSTM=0;
    RSTC=0;
    RSTCARRYIN=0;
    RSTOPMODE=0;
    COPMODE=1;
        @(negedge CLK);
        @(negedge CLK);
    $stop;
end
endmodule
```


Do file:

```
vlib work
vlog D_mux_SYNC.v D_mux_ASYNC.v DSP48A1.v
vsim -voptargs=+acc work.test_DSP48A1
add wave *
run -all
#quit -sim
```

Reset:



2 Cases:



Constraint File:

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
the top level signal names in the project
## Clock signal
set property -dict {PACKAGE PIN W5 IOSTANDARD LVCMOS33}                    [get ports CLK]
create clock -period 10.000 -name sys clk pin -waveform {0.000 5.000} -add
[get ports CLK]
#set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 } [get ports
#set property -dict { PACKAGE PIN V16
#set property -dict { PACKAGE PIN W16
#set property -dict { PACKAGE PIN W17
#set property -dict { PACKAGE PIN W15
#set property -dict { PACKAGE PIN W14
#set property -dict { PACKAGE PIN W13
#set property -dict { PACKAGE PIN V2
#set property -dict { PACKAGE PIN T3
#set property -dict { PACKAGE PIN R3 IOSTANDARD LVCMOS33 } [get ports
```

```
IOSTANDARD LVCMOS33 } [get_ports
#set property -dict { PACKAGE PIN U1
#set property -dict { PACKAGE PIN U19
#set property -dict { PACKAGE PIN V19
#set property -dict { PACKAGE PIN W18
```

```
#set_property -dict { PACKAGE PIN V8
#set property -dict { PACKAGE PIN U5
#set property -dict { PACKAGE PIN V5
#set property -dict { PACKAGE PIN U2
#set property -dict {    PACKAGE PIN U4
```

```
#set property -dict { PACKAGE PIN U17
##Pmod Header JA
#set property -dict { PACKAGE PIN H1
#set property -dict { PACKAGE PIN K2
#set property -dict { PACKAGE PIN H2
##Pmod Header JB
```

```
##Pmod Header JC
##Pmod Header JXADC
```

```
##VGA Connector
#set property -dict { PACKAGE PIN J17
Hsync]
Vsync]
```

```
##USB HID (PS/2)
##Quad SPI Flash
using the
##STARTUPE2 primitive.
#set property -dict { PACKAGE PIN D19
{QspiDB[2]}]
{QspiDB[3]}]
QspiCSn]
## Configuration options, can be used for all designs
set property CONFIG VOLTAGE 3.3 [current design]
set property CFGBVS VCCO [current design]
## SPI configuration mode options for QSPI boot, can be used for all
designs
set property BITSTREAM.GENERAL.COMPRESS TRUE [current design]
set property BITSTREAM.CONFIG.CONFIGRATE 33 [current design]
set property CONFIG MODE SPIx4 [current design]
create debug core u ila 0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set property ALL PROBE SAME MU CNT 1 [get debug cores u ila 0]
set property C ADV TRIGGER false [get debug cores u ila 0]
set property C DATA DEPTH 1024 [get debug cores u ila 0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
```


```
set property C TRIGIN EN false [get debug cores u ila 0]
set property C TRIGOUT EN false [get debug cores u ila 0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect debug port u ila 0/clk [get nets [list CLK IBUF BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 18 [get_debug_ports u_ila_0/probe0]
connect debug port u ila 0/probe0 [get nets [list {A IBUF[0]} {A IBUF[1]}
{A IBUF[2]} {A IBUF[3]} {A IBUF[4]} {A IBUF[5]} {A IBUF[6]} {A IBUF[7]}
{A IBUF[8]} {A IBUF[9]} {A IBUF[10]} {A IBUF[11]} {A IBUF[12]}
{A IBUF[13]} {A IBUF[14]} {A IBUF[15]} {A IBUF[16]} {A IBUF[17]}]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probel]
set property port width 48 [get debug ports u ila 0/probe1]
connect debug port u ila 0/probe1 [get nets [list {PCIN IBUF[0]}
{PCIN IBUF[1]} {PCIN IBUF[2]} {PCIN IBUF[3]} {PCIN IBUF[4]} {PCIN IBUF[5]}
{PCIN IBUF[6]} {PCIN IBUF[7]} {PCIN IBUF[8]} {PCIN IBUF[9]}
{PCIN IBUF[10]} {PCIN IBUF[11]} {PCIN IBUF[12]} {PCIN IBUF[13]}
{PCIN_IBUF[14]} {PCIN_IBUF[15]} {PCIN_IBUF[16]} {PCIN_IBUF[17]}
{PCIN IBUF[18]} {PCIN IBUF[19]} {PCIN IBUF[20]} {PCIN IBUF[21]}
{PCIN IBUF[22]} {PCIN IBUF[23]} {PCIN IBUF[24]} {PCIN IBUF[25]}
{PCIN_IBUF[38]} {PCIN_IBUF[39]} {PCIN_IBUF[40]} {PCIN_IBUF[41]}
{PCIN IBUF[42]} {PCIN IBUF[43]} {PCIN IBUF[44]} {PCIN IBUF[45]}
{PCIN IBUF[46]} {PCIN IBUF[47]}]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe2]
set property port width 48 [get debug ports u ila 0/probe2]
connect_debug_port u_ila_0/probe2 [get nets [list {C IBUF[0]} {C IBUF[1]}
{C IBUF[2]} {C IBUF[3]} {C IBUF[4]} {C IBUF[5]} {C IBUF[6]} {C IBUF[7]}
{C IBUF[8]} {C IBUF[9]} {C IBUF[10]} {C IBUF[11]} {C IBUF[12]}
{C IBUF[13]} {C IBUF[14]} {C IBUF[15]} {C IBUF[16]} {C IBUF[17]}
{C IBUF[18]} {C IBUF[19]} {C IBUF[20]} {C IBUF[21]} {C IBUF[22]}
{C_IBUF[23]} {C_IBUF[24]} {C_IBUF[25]} {C_IBUF[26]} {C_IBUF[27]}
{C IBUF[28]} {C IBUF[29]} {C IBUF[30]} {C IBUF[31]} {C IBUF[32]}
{C IBUF[33]} {C IBUF[34]} {C IBUF[35]} {C IBUF[36]} {C IBUF[37]}
{C IBUF[38]} {C IBUF[39]} {C IBUF[40]} {C IBUF[41]} {C IBUF[42]}
{C IBUF[43]} {C IBUF[44]} {C IBUF[45]} {C IBUF[46]} {C IBUF[47]}]]
create debug port u ila 0 probe
```

```
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe3]
set property port width 18 [get debug ports u ila 0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {D_IBUF[0]} {D_IBUF[1]}
{D IBUF[2]} {D IBUF[3]} {D IBUF[4]} {D IBUF[5]} {D IBUF[6]} {D IBUF[7]}
{D_IBUF[8]} {D_IBUF[9]} {D_IBUF[10]} {D_IBUF[11]} {D_IBUF[12]}
{D_IBUF[13]} {D_IBUF[14]} {D_IBUF[15]} {D_IBUF[16]} {D_IBUF[17]}]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe4]
set property port width 18 [get debug ports u ila 0/probe4]
connect debug port u ila 0/probe4 [get nets [list {BCOUT OBUF[0]}
{BCOUT OBUF[1]} {BCOUT OBUF[2]} {BCOUT OBUF[3]} {BCOUT OBUF[4]}
{BCOUT OBUF[9]} {BCOUT OBUF[10]} {BCOUT OBUF[11]} {BCOUT OBUF[12]}
{BCOUT_OBUF[13]} {BCOUT_OBUF[14]} {BCOUT_OBUF[15]} {BCOUT_OBUF[16]}
{BCOUT OBUF[17]}]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe5]
set property port width 18 [get debug ports u ila 0/probe5]
connect debug port u ila 0/probe5 [get nets [list {B IBUF[0]} {B IBUF[1]}
{B_IBUF[2]} {B_IBUF[3]} {B_IBUF[4]} {B_IBUF[5]} {B_IBUF[6]} {B_IBUF[7]}
{B IBUF[8]} {B IBUF[9]} {B IBUF[10]} {B IBUF[11]} {B IBUF[12]}
{B IBUF[13]} {B IBUF[14]} {B IBUF[15]} {B IBUF[16]} {B IBUF[17]}]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set property port width 36 [get debug ports u ila 0/probe6]
connect debug port u ila 0/probe6 [get nets [list {M OBUF[0]} {M OBUF[1]}
{M OBUF[2]} {M OBUF[3]} {M OBUF[4]} {M OBUF[5]} {M OBUF[6]} {M OBUF[7]}
{M OBUF[8]} {M OBUF[9]} {M OBUF[10]} {M OBUF[11]} {M OBUF[12]}
{M OBUF[13]} {M OBUF[14]} {M OBUF[15]} {M OBUF[16]} {M OBUF[17]}
{M OBUF[18]} {M OBUF[19]} {M OBUF[20]} {M OBUF[21]} {M OBUF[22]}
{M OBUF[23]} {M OBUF[24]} {M OBUF[25]} {M OBUF[26]} {M OBUF[27]}
{M OBUF[28]} {M OBUF[29]} {M OBUF[30]} {M OBUF[31]} {M OBUF[32]}
{M OBUF[33]} {M OBUF[34]} {M OBUF[35]}]]
create debug port u ila O probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe7]
set property port width 8 [get debug ports u ila 0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {OPMODE_IBUF[0]}}
{OPMODE IBUF[5]} {OPMODE IBUF[6]} {OPMODE IBUF[7]}]]
create debug port u ila 0 probe
```


```
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe8]
set property port width 48 [get debug ports u ila 0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {P_OBUF[0]} {P_OBUF[1]}}
{P OBUF[2]} {P OBUF[3]} {P_OBUF[4]} {P_OBUF[5]} {P_OBUF[6]} {P_OBUF[7]}
{P_OBUF[8]} {P_OBUF[9]} {P_OBUF[10]} {P_OBUF[11]} {P_OBUF[12]}
{P_OBUF[13]} {P_OBUF[14]} {P_OBUF[15]} {P_OBUF[16]} {P_OBUF[17]}
{P OBUF[18]} {P OBUF[19]} {P OBUF[20]} {P OBUF[21]} {P OBUF[22]}
{P OBUF[23]} {P OBUF[24]} {P OBUF[25]} {P OBUF[26]} {P OBUF[27]}
{P OBUF[28]} {P OBUF[29]} {P OBUF[30]} {P OBUF[31]} {P OBUF[32]}
{P OBUF[33]} {P OBUF[34]} {P OBUF[35]} {P OBUF[36]} {P OBUF[37]}
{P OBUF[38]} {P OBUF[39]} {P OBUF[40]} {P OBUF[41]} {P OBUF[42]}
{P OBUF[43]} {P OBUF[44]} {P OBUF[45]} {P OBUF[46]} {P OBUF[47]}]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe9]
set property port width 1 [get debug ports u ila 0/probe9]
connect debug port u ila 0/probe9 [get nets [list CARRYOUTF OBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe10]
set property port width 1 [get debug ports u ila 0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list CEA_IBUF]]
create debug port u ila O probe
set property PROBE TYPE DATA AND TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get debug ports u ila 0/probe11]
connect debug port u ila 0/probell [get nets [list CEB IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe12]
set property port width 1 [get debug ports u ila 0/probe12]
connect debug port u ila 0/probe12 [get nets [list CEC IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe13]
set property port width 1 [get debug ports u ila 0/probe13]
connect debug port u ila 0/probe13 [get nets [list CECARRYIN IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect debug port u ila 0/probe14 [get nets [list CED IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list CEM_IBUF]]
```


```
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe16]
set property port width 1 [get debug ports u ila 0/probe16]
connect debug port u ila 0/probe16 [get nets [list CEP IBUF]]
create_debug_port u_ila_0 probe
set property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set property port width 1 [get debug ports u ila 0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list CLK_IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe18]
set property port width 1 [get debug ports u ila 0/probe18]
connect debug port u ila 0/probe18 [get nets [list COPMODE IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe19]
set property port width 1 [get debug ports u ila 0/probe19]
connect debug port u ila 0/probe19 [get nets [list RSTA IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe20]
set property port width 1 [get debug ports u ila 0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list RSTB_IBUF]]
create debug port u ila O probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set property port width 1 [get debug ports u ila 0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list RSTC_IBUF]]
create debug port u ila 0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set property port width 1 [get debug ports u ila 0/probe22]
connect debug port u ila 0/probe22 [get nets [list RSTCARRYIN IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set property port width 1 [get debug ports u ila 0/probe23]
connect debug port u ila 0/probe23 [get nets [list RSTD IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect debug port u ila 0/probe24 [get nets [list RSTM IBUF]]
create debug port u ila 0 probe
set property PROBE TYPE DATA AND TRIGGER [get debug ports u ila 0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
```


```
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list RSTP_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets CLK_IBUF_BUFG]
```




Synthesis:










Implementation:









Tcl Console | Messages x Log | Reports | Design Runs | Power | DRC | Methodology | Timing