Synthesis to routing: recorded flow-stage comparison

Vivado 2024.2 | xc7a35tcsg324-1 | same 20 ns target and processor configuration



Lines connect recorded flow stages; critical endpoints can change between stages.

One saved result per variant and stage; no fit, frequency sweep or repeated-run statistics.

Routed interfaces and external clock context are incomplete. No implemented Fmax is claimed.