One-cycle ISQRT execution and writeback

Measured RTL trace · PC 0x00000d20 · isqrt x11, x11

01 EXECUTE

isqrt x11, x11

Input 20 → Result 4

02 CONTROL

Destination x11

Write 1 · Stall 0 · Illegal 0

03 REGISTER FILE

Stored register x11

20 → 4 at edge



Simulation trace; not physical FPGA timing