ISQRT instruction: execution and writeback

RTL simulation | PC 0x00000d20 | isqrt x11, x11

ALU / ISQRT	→	CONTROL	→	REGISTER FILE
rs1 = 20 → 4		rd = x11 | write = 1 | stall = 0		x11: 20 → 4



Observed at RTL; timestamps are simulation time, not FPGA path delay.