# UVM Synchronous FIFO Project

by Ahmed Ibrahim Hassan Ibrahim

Under the guidance of Eng. Kareem Waseem


## → Verification plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
RESET		Directed at the start of the sim, then randomized with constraint that drive the reset to be off most of the simulation time.	-	A checker and Immediate assertion to check for the async reset functionality
WRITE_1	_	Randomization under constraints on the wr_en signal to be on 70% of the time by default	cross coverage to cover the wr_ack, and full flags with wr_en and rd_en	A cheker and a concurrent assertion to check the wr_ack flag and Immediate assertion to check full flag
WRITE_2	When the wr_en is asserted and the full flag is high, the data_in will not be writen, the output overflow flag should be high	Randomization under constraints on the wr_en signal to be on 70% of the time by default	cross coverage to cover the overflow with wr_en and rd_en	A cheker and a concurrent assertion to check the overflow signal
WRITE_3	When fifo is almost full (only one empty space inside the fifo), the output almostfull flag should be high	Randomization under constraints on the wr_en signal to be on 70% of the time by default	cross coverage to cover the almostfull flag with wr_en and rd_en	A cheker and a Immediate assertion to check the almostfull flag
READ_1	When the rd_en is asserted, the output data_out should be shown the value stored in the fifo if it was not empty, the output underflow should be high if the fifo is empty	Randomization under constraints on the rd_en signal to be on 30% of the time by default	cross coverage to cover empty flag with wr_en and rd_en	A cheker to check the data_out and a immediate assertion to check the empty flag
READ_2	, .	Randomization under constraints on the rd_en signal to be on 30% of the time by default	cross coverage to cover the underflow flag with wr_en and rd_en	A cheker and a concurrent assertion to check the underflow flag
READ_3	1 21 2	Randomization under constraints on the rd_en signal to be on 30% of the time by default	cross coverage to cover the almost empty flag with wr_en and rd_en	A cheker and a Immediate assertion to check the almost empty flag
WRITE_READ_1	When the wr_en and rd_en are asserted the and full flag is high, the fifo should preform the read operation only, the internal count should decrease	Randomization under constraints on the wr_en and rd_en signals to be on 70% and 30%	cross coverage to cover full flag with wr_en and rd_en	concurrent assertion to check the result
WRITE_READ_2	When the wr_en and rd_en are asserted the and empty flag is high, the fifo should preform the write operation only, the internal count should increase	Randomization under constraints on the wr_en and rd_en signals to be on 70% and 30%	cross coverage to cover empty flag with wr_en and rd_en	concurrent assertion to check the result
WRITE_READ_3		Randomization under constraints on the wr_en and rd_en signals to be on 70% and 30%	-	concurrent assertion to check the result

## → Assertions table

Feature	Assertion
Whenever the FIFO has no empty space, full flag should be high	if(count == FIFO_DEPTH) assert (full);
Whenever the FIFO has only one empty space, almostfull flag should be high	if(count == FIFO_DEPTH-1) assert (almostfull);
Whenever the FIFO has no item, empty flag should be high	if(!count) assert (empty);
Whenever the FIFO has only one item, almostempty flag should be high	if(count == 1) assert (almostempty);
Whenever wr_en is asserted and the FIFO is not full, wr_ack flag should be high	@(posedge clk) (wr_en && !full)  => wr_ack;
Whenever wr_en is asserted and the FIFO is full, overflow flag should be high	@(posedge clk) (wr_en && full)  => overflow;
Whenever rd_en is asserted and the FIFO is empty, underflow flag should be high	@(posedge clk) (rd_en && empty)  => underflow;
Whenever wr_en is asserted and rd_en is deasserted and the FIFO is not full, internal counter should increase	@(posedge clk) ((wr_en && !full) && (!rd_en    empty))  => count == (\$past(count) + 1);
Whenever wr_en is deasserted and rd_en is asserted and the FIFO is not empty, internal counter should decrease	@(posedge clk) ((rd_en && lempty) && (!wr_en    full))  => count == (\$past(count) - 1);
Whenever wr_en and rd_en asserted in the same time and the FIFO neither full nor empty, internal counter still the same	@(posedge clk) (wr_en && rd_en && !full && !empty)  => count == \$past(count);

## → UVM Structure Diagram



#### → UVM Structure Details

#### TOP:

- Instantiate the DUT and interface.
- Bind the assertion with the DUT.
- Store the interface as virtual interface inside the db.
- Start the test.

#### Env:

- Build the agent, scoreboard, coverage collector.
- Connect the scoreboard and coverage collector analysis export with the agent analysis port.

#### Agent:

- Build sequencer, driver, and monitor
- Get the config obj and use it the connect the monitor and driver with the virtual interface.
- connect the driver port with the sequencer export.
- connect the monitor analysis port with the agent analysis port.

#### Test:

- Get the virtual interface from the db and store it again as a config obj.
- Build the sequences and the env.
- Start the sequences.


#### **Monitor, Scoreboard and Coverage collector:**

- After the monitor sample the interface data at the negative edge of the clk it broadcasts it as an obj. of the seq\_item using the analysis port to the scoreboard and coverage collector.
- The scoreboard and coverage collector store the received date initially in there internal FIFO.

#### **Driver, Sequence and Sequencer:**


- After the Test start a sequence it sends its data to the sequencer. And the sequence waits until the date is used before sending again.
- The driver start by pulling the data from the sequencer, and use it to driver the DUT after the data is used the driver send to the sequencer that it finished and start pulling new data again

## → Waveform




#### Write only sequence

wr\_en = random, rd\_en = 0



#### Read only sequence

wr\_en = 0, rd\_en = random



Read\_Write sequence

wr\_en = random, rd\_en = random

### → Bugs

```
    Add: reset for wr_ack, overflow and underflow
    Move: overflow, and underflow flags control outside the else branch
    Fix: almostfull flag to be high only when ((count ==FIFO_DEPTH - 1))
    ADD: two missing cases for the counter

            re_en = 1, wr_en = 1, empty = 1 => count = count + 1
            re_en = 1, wr_en = 1, full = 1 => count = count - 1

    Fix: Changing underflow flag from comb. to seq.
```

#### → Code Coverage

# → Functional Coverage

• •		ital Verification - coverage_rp	ot.txt		
	COVERGROUP COVERAGE:	Metric	Goal	Bins	Status
		netrit	GOAI	DIIIS	
	TYPE /FIFO_cover_pkg/FIFO_cover/cvr covered/total bins:	96.42% 90	100 98		Uncovered
	missing/total bins: % Hit:	8 91.83%	98 100		
	Coverpoint #seq_item.wr_en0# covered/total bins:	100.00% 2	100 2		Covered
	missing/total bins: % Hit:	9 100.00%	2 100		
	bin auto[0] bin auto[1]	9588 8412			Covered Covered
	Coverpoint #seq_item.rd_en1# covered/total bins:	100.00%	100		Covered
	missing/total bins: % Hit:	100.00%	2 100		
	bin auto[0] bin auto[1]	14516 3484 100.00%	1 1 100		Covered Covered Covered
	Coverpoint #seq_item.underflow2# covered/total bins: missing/total bins:	100.00% 2 0	2 2		Covered
	% Hit: bin auto[0]	100.00% 16207	100		Covered
	bin auto[1] Coverpoint #seq_item.wr_en3#	1793 100.00%	1 100		Covered Covered
	covered/total bins: missing/total bins:	2	2		
	% Hit: bin auto[0]	100.00% 9588	100 1		Covered
	<pre>bin auto[1] Coverpoint #seq_item.rd_en4#</pre>	8412 100.00%	1 100		Covered Covered
	<pre>covered/total bins: missing/total bins:</pre>				
	% Hit: bin auto[0]	100.00% 14516	100 1		Covered
	<pre>bin auto[1] Coverpoint #seq_item.almostempty5#</pre>		1 100		Covered Covered
	<pre>covered/total bins: missing/total bins:</pre>				
	% Hit: bin auto[0]	100.00% 17561	100 1		Covered
	bin auto[1] Coverpoint #seq_item.wr_en6#	431 100.00%	1 100		Covered Covered
	covered/total bins: missing/total bins:	2			
	% Hit: bin auto[0]	100.00% 9588	100		Covered
	bin auto[1] Coverpoint #seq_item.rd_en7#	8412 100.00% 2	1 100 2		Covered Covered
	<pre>covered/total bins: missing/total bins: % Hit:</pre>	0 100.00%	2 100		
	bin auto[0] bin auto[1]	14516 3484	1		Covered Covered
	Coverpoint #seq_item.almostfull8# covered/total bins:	100.00%	100		Covered
	missing/total bins: % Hit:	100.00%	2 100		
	bin auto[0] bin auto[1]	16285 1707			Covered Covered
	Coverpoint #seq_item.wr_en9# covered/total bins:	100.00% 2	100 2		Covered
	missing/total bins: % Hit:	0 100.00%	2 100		
	bin auto[0] bin auto[1]	9588 8412			Covered Covered
	Coverpoint #seq_item.rd_en10# covered/total bins:	100.00% 2	100 2		Covered
	missing/total bins: % Hit:	9 100.00%	2 100		
	bin auto[0] bin auto[1]	14516 3484			Covered Covered
	Coverpoint #seq_item.empty11# covered/total bins:	100.00% 2 0	100 2 2		Covered
	missing/total bins: % Hit:	100.00% 11610	100 1		Covered
	<pre>bin auto[0] bin auto[1] Coverpoint #seq_item.wr_en12#</pre>	6382 100.00%	1 100		Covered Covered
	covered/total bins: missing/total bins:	2	2 2		Covereu
	% Hit: bin auto[0]	100.00% 9588	100		Covered
	bin auto[1] Coverpoint #seq item.rd en 13#	8412 100.00%	1		Covered Covered
	covered/total bins: missing/total bins:				
	% Hit: bin auto[0]	100.00% 14516	100 1		Covered
	<pre>bin auto[1] Coverpoint #seq_item.overflow14#</pre>	3484 100.00%	1 100		Covered Covered
	<pre>covered/total bins: missing/total bins:</pre>				
	% Hit: bin auto[0]	100.00% 13067	100 1		Covered
	<pre>bin auto[1] Coverpoint #seq_item.wr_en15#</pre>	4933 100.00%	1 100		Covered Covered
	covered/total bins: missing/total bins:	2 0	2		
	% Hit: bin auto[0]	100.00% 9588	100		Covered
	bin auto[1] Coverpoint #seq_item.rd_en16#	8412 100.00%	1 100		Covered Covered
	<pre>covered/total bins: missing/total bins: % Hit:</pre>	2 0 100.00%	2 2 100		
	bin auto[0]	100.00% 14516 3484	100 1 1		Covered Covered
	<pre>bin auto[1] Coverpoint #seq_item.full17# covered/total bins:</pre>	3484 100.00% 2	1 100 2		Covered
	missing/total bins: % Hit:	2 9 100.00%	2 100		
	bin auto[0] bin auto[1]	10778 7214	1		Covered Covered
5473	om baco[1]	7214			covered

	400 000	100		
Coverpoint #seq_item.wr_en18# covered/total bins:	100.00% 2	100	- Covered	
missing/total bins:	9			
% Hit:	100.00%	100		
bin auto[0]	9588		- Covered	
bin auto[1]	8412		<ul> <li>Covered</li> </ul>	
Coverpoint #seq_item.rd_en19#	100.00%	100	<ul> <li>Covered</li> </ul>	
covered/total bins:	2 0			
missing/total bins: % Hit:	100.00%	100		
bin auto[0]	14516	1	- Covered	
bin auto[1]	3484	î	- Covered	
Coverpoint #seq_item.wr_ack20#	100.00%	100	- Covered	
covered/total bins:				
missing/total bins:				
% Hit:	100.00%	100		
bin auto[0] bin auto[1]	14707 3293		<ul> <li>Covered</li> </ul>	
Cross wr_ack	75.00%	100	- Covered	ad
covered/total bins:	73.00%	8	- 011007011	ou.
missing/total bins:	2	8		
% Hit:	75.00%	100		
Auto, Default and User Defined Bins:				
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>			<ul> <li>Covered</li> </ul>	
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	2616		- Covered	
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	520		- Covered	
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	2287 4599		<ul> <li>Covered</li> <li>Covered</li> </ul>	
bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]>	7301		- Covered	
bin <auto[0],*,auto[1]></auto[0],*,auto[1]>	0	1	2 ZERO	
Cross full	75.00%	100	- Uncover	ed
covered/total bins:				
missing/total bins:				
% Hit:	75.00%	100		
Auto, Default and User Defined Bins:				
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	5295		- Covered	
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	1919 1197	1	<ul> <li>Covered</li> <li>Covered</li> </ul>	
bin <auto[1],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[1],auto[1],auto[0]>	2287	1	- Covered	
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	1913		- Covered	
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	5381	1	- Covered	
bin <*,auto[1],auto[1]>			2 ZERO	
Cross overflow	75.00%	100	- Uncover	ed
covered/total bins:				
missing/total bins:				
% Hit:	75.00%	100		
Auto, Default and User Defined Bins:	498		- Covered	
bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></auto[1],auto[1],auto[1]>	498 4435		<ul> <li>Covered</li> <li>Covered</li> </ul>	
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	699		- Covered	
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	2287		- Covered	
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	2780		- Covered	
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	7301		- Covered	
bin <auto[0],*,auto[1]></auto[0],*,auto[1]>			2 ZERO	
Cross empty	100.00%	100	- Covered	
covered/total bins:				
missing/total bins:	0	8		
% Hit: Auto, Default and User Defined Bins:	100.00%	100		
bin <auto[1],auto[1],< td=""><td>22</td><td></td><td>- Covered</td><td></td></auto[1],auto[1],<>	22		- Covered	
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	1818	1	- Covered	
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>			- Covered	
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	4385		<ul> <li>Covered</li> </ul>	
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>				
	1175		<ul> <li>Covered</li> </ul>	
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	469		- Covered	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051		<ul><li>Covered</li><li>Covered</li></ul>	
<pre>bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]></pre>	469 7051 2915		<ul><li>Covered</li><li>Covered</li><li>Covered</li></ul>	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull</auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00%	1 1 100	<ul><li>Covered</li><li>Covered</li></ul>	
bin <auto(0),auto(1),auto(0)> bin <auto(1),auto(0),auto(0)> bin <auto(0),auto(0),auto(0)> Cross almostfull covered/total bins:</auto(0),auto(0),auto(0)></auto(1),auto(0),auto(0)></auto(0),auto(1),auto(0)>	469 7051 2915 100.00% 8	1 1 100 8	<ul><li>Covered</li><li>Covered</li><li>Covered</li></ul>	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull</auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00%	1 1 100	<ul><li>Covered</li><li>Covered</li><li>Covered</li></ul>	
bin <auto(0),auto(1),auto(0)> bin <auto(1),auto(0),auto(0)> bin <auto(0),auto(0),auto(0)> Cross almostfull covered/total bins: missing/total bins:</auto(0),auto(0),auto(0)></auto(1),auto(0),auto(0)></auto(0),auto(1),auto(0)>	469 7051 2915 100.00% 8 0	1 1 100 8 8	<ul><li>Covered</li><li>Covered</li><li>Covered</li></ul>	
bin <auto(0],auto(1),auto(0)> bin <auto(1],auto(0],auto(0)> bin <auto(0),auto(0),auto(0)> Cross almostfull covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto(1),auto(1),auto(1)></auto(1),auto(1),auto(1)></auto(0),auto(0),auto(0)></auto(1],auto(0],auto(0)></auto(0],auto(1),auto(0)>	469 7051 2915 100.00% 8 0 100.00%	1 1 100 8 8 100	- Covered - Covered - Covered - Covered	
bin <pre>bin <pre>auto[0],auto[1],auto[0]&gt; bin <pre>cauto[1],auto[0],auto[0]&gt; cross almostfull covered/total bins:     missing/total bins:     X Hit:     Auto, Default and User Defined Bins:     bin <pre>cauto[1],auto[1]&gt; bin <pre>cauto[1],auto[1]&gt;</pre></pre></pre></pre></pre>	469 7051 2915 100.00% 8 0 100.00%	1 1 100 8 8 100	- Covered - Covered - Covered - Covered	
bin <auto(0),auto(1),auto(0)> bin <auto(1),auto(0),auto(0)> bin <auto(0),auto(0),auto(0)> Cross almostfull covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto(1),auto(1),auto(1)> bin <auto(0),auto(1),auto(1)> bin <auto(0),auto(1),auto(1)> bin <auto(1),auto(0),auto(1)></auto(1),auto(0),auto(1)></auto(0),auto(1),auto(1)></auto(0),auto(1),auto(1)></auto(1),auto(1),auto(1)></auto(0),auto(0),auto(0)></auto(1),auto(0),auto(0)></auto(0),auto(1),auto(0)>	469 7051 2915 100.00% 8 0 100.00% 812 217 334	1 1 100 8 8 100 1	- Covered - Covered - Covered - Covered	
bin <pre>auto[0],auto[1],auto[0]&gt; bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> </auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	469 7051 2915 100.00% 8 0 100.00% 812 217 334	1 100 8 8 100 1 1 1	- Covered - Covered - Covered - Covered	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385	1 1 100 8 8 100 1	- Covered - Covered - Covered - Covered	
bin <pre>auto[0],auto[1],auto[0]&gt;     bin <pre>bin (auto[1],auto[0],auto[0]&gt; cross almostfull covered/total bins:     missing/total bins:     #Hit:     Auto, Default and User Defined Bins:     bin <pre>bin <pre>auto[1],auto[1]&gt;     bin <pre>auto[1],auto[1]&gt;     bin <pre>auto[1],auto[1]&gt;     bin <pre>auto[1],auto[0]&gt;     bin <pre>auto[0],auto[1]&gt;     bin <pre>auto[0],auto[1]&gt;     bin <pre>auto[0],auto[0],auto[0]&gt;     bin <pre>cauto[0],auto[1]&gt;     bin <pre>auto[0],auto[0],auto[0]&gt;     bin <pre>cauto[0],auto[0]&gt;     bin <pre>cauto[0],auto[0]&gt;     bin <pre>cauto[0],auto[0]&gt;</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>	469 7051 2915 100.00% 8 0 100.00% 812 217 334	1 100 8 8 100 1 1 1	- Covered - Covered - Covered - Covered	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385	1 1 100 8 8 100 1 1 1 1 1	- Covered - Covered - Covered - Covered	
bin <pre>auto[0],auto[1],auto[0]&gt; bin <pre>cauto[1],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; Cross almostfull covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <pre>cauto[1],auto[1],auto[1]&gt; bin <pre>cauto[0],auto[1],auto[1]&gt; bin <pre>cauto[0],auto[0],auto[1]&gt; bin <pre>cauto[0],auto[0],auto[1]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; Cross almostempty</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>	469 7951 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6674	1 1 100 8 8 100 1 1 1 1 1	- Covered - Covered - Covered - Covered Covered - Covered - Covered - Covered - Covered - Covered - Covered	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[1],auto[0]> bin <auto[0],auto[0],auto[0]> covered/total bins:</auto[0],auto[0],auto[0]></auto[1],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 344 385 2070 6874 6056 100.00% 8	1 1 1000 8 8 1000 1 1 1 1 1 1 1 1 1 1 1	- Covered - Covered - Covered - Covered	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1]> bin <auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> council (auto[0]),auto[0]&gt; council (auto[0]),auto[0]&gt; council (auto[0]),auto[0]&gt; covered/total bins: missing/total bins:</auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1]></auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 344 345 2070 6874 6956 100.00% 8	1 1 1000 8 8 1000 1 1 1 1 1 1 1 1000 8 8	- Covered - Covered - Covered - Covered	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> cross almostfull covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[1],auto[0]> bin <auto[1],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[1],auto[0],auto[0]> cross almostempty covered/total bins: missing/total bins: % Hit:</auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 344 385 2070 6874 6056 100.00% 8	1 1 1000 8 8 1000 1 1 1 1 1 1 1 1 1 1 1	- Covered - Covered - Covered - Covered	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull coovered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> cross almostempty coovered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins:</auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[1],auto[0],auto[1]></auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 344 348 6874 6956 100.00%	1 1 100 8 8 100 1 1 1 1 1 1 1 1 1 1 1 1	- Covered - Covered - Covered - Covered	
bin <pre>bin <pre>auto[0],auto[1],auto[0]&gt; bin <pre>cauto[1],auto[0],auto[0]&gt; cross almostfull covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <pre>bin <pre>cauto[1],auto[1]&gt; bin <pre>cauto[1],auto[1],auto[0]&gt; bin <pre>cauto[1],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; cross almostempty covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <pre>cauto[1],auto[1],auto[1]&gt;</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 0 100.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull coovered/total bins:</auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 344 385 2070 6874 6956 100.00% 8 0 100.00%	1 1 100 8 8 100 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	
bin <pre>bin <pre>auto[0],auto[1],auto[0]&gt; bin <pre>cauto[1],auto[0],auto[0]&gt; cross almostfull covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <pre>bin <pre>cauto[1],auto[1]&gt; bin <pre>cauto[1],auto[1],auto[0]&gt; bin <pre>cauto[1],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; bin <pre>cauto[0],auto[0],auto[0]&gt; cross almostempty covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <pre>cauto[1],auto[1],auto[1]&gt;</pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre></pre>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 0 100.00%	1 100 8 8 100 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	
bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross almostfull coovered/total bins:</auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]>	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 344 385 2070 6874 6956 100.00% 8 0 100.00%	1 100 8 8 8 100 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	
bin (auto[0],auto[0]) bin (auto[1],auto[0]) bin (auto[1],auto[0]),auto[0],auto[0]).  Cross almostfull covered/total bins:     missing/total bins:     missing/total bins:     X Hit:     Auto, Default and User Defined Bins:     bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[1]),auto[0]) bin (auto[0],auto[0]),auto[0]) bin (auto[0],auto[0]),auto[0]) bin (auto[0],auto[0]),auto[0]) covered/total bins:     missing/total bins:     missing/total bins:     bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1]),auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[0]) bin (auto[1],auto[1]) bin (auto[1],auto[0]) bin (auto[1],auto[0]) bin (auto[1],auto[0]) bin (auto[1],auto[0]) bin (auto[1]),auto[0]) bin (auto[1]),auto[0]) bin (auto[0]),auto[1])	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 7 100.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	
bin (auto[0],auto[1],auto[0]) bin (auto[1],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) Cross almostfull coovered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[1],auto[0],auto[0]) bin (auto[1],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) Cross almostempty coovered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[1],auto[1],auto[0]) bin (auto[1],auto[0]) bin (auto[1],auto[0])	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 8 0 100.00% 75 27 227 102 2160 6981	1 100 8 8 100 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	
bin (auto[0],auto[1),auto[0]) bin (auto[1],auto[0],auto[0]) bin (auto[1],auto[0],auto[0]) Cross almostfull covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0])	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 8 0 100.00% 75 27 102 227 102 2260 6981 7198	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	
bin (auto[0],auto[0]) auto[0]) bin (auto[1],auto[0]) auto[0],auto[0]). Cross almostfull covered/total bins:     missing/total bins:     Mit:     Auto, Default and User Defined Bins:     bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0]),auto[0]) bin (auto[0],auto[0],auto[0]) consumer (auto[0],auto[0]) bin (auto[0],auto[0]) bin (auto[0],auto[0]) covered/total bins:     missing/total bins:     Mit:     Auto, Default and User Defined Bins:     bin (auto[1],auto[1],auto[1]) bin (auto[0]),auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[0]) bin (auto[0],auto[0]) bin (auto[0],auto[0]) bin (auto[0],auto[0]) cross underflow  Cross almosterior  ##################################	469 7051 2915 100.00% 8 9 100.00% 812 217 334 344 345 2070 6874 6956 100.00% 8 0 100.00% 75 27 227 102 1122 2260 6081 7198 75.00%	1 1 100 8 8 100 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	e de la companya de
bin (auto[0],auto[0]) bin (auto[1],auto[0]) bin (auto[0],auto[0]),auto[0]) bin (auto[0]),auto[0],auto[0])  Cross almostfull coovered/total bins:  Missing/total bins:  Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[0],auto[1]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) cross almostempty coovered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1]),auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) cross underflow covered/total bins:	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 8 0 100.00% 75 27 102 227 102 2260 6981 7198	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin (auto[0],auto[0]) auto[0]) bin (auto[1],auto[0]) auto[0],auto[0]). Cross almostfull covered/total bins:     missing/total bins:     missing/total bins:     Mit:     Auto, Default and User Defined Bins:     bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1]) auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0]) auto[0] bin (auto[0],auto[0]) auto[0]) bin (auto[0],auto[0]) covered/total bins:     missing/total bins:     bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[0]) auto[1]) bin (auto[1],auto[0]) auto[1]) bin (auto[0],auto[0],auto[1]) bin (auto[0],auto[0]),auto[0]) bin (auto[0],auto[0]) cross underflow covered/total bins:     missing/total bins:	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 344 346 6676 100.00% 8 0 100.00% 75 27 227 102 2260 6981 7198 75.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin (auto[0],auto[1],auto[0]) bin (auto[1],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) Cross almostfull coovered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1],auto[0]) bin (auto[1],auto[0],auto[1]) bin (auto[1],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) Cross almostempty covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[1],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) cross underflow covered/total bins: missing/total bins: missing/total bins: missing/total bins: missing/total bins: missing/total bins:	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 75 27 227 102 1122 2260 6981 7198 75.00% 6 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin (auto[0],auto[0]) auto[0]) bin (auto[1],auto[0]) auto[0],auto[0]). Cross almostfull covered/total bins:     missing/total bins:     missing/total bins:     Mit:     Auto, Default and User Defined Bins:     bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1]) auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0]) auto[0] bin (auto[0],auto[0]) auto[0]) bin (auto[0],auto[0]) covered/total bins:     missing/total bins:     bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[0]) auto[1]) bin (auto[1],auto[0]) auto[1]) bin (auto[0],auto[0],auto[1]) bin (auto[0],auto[0]),auto[0]) bin (auto[0],auto[0]) cross underflow covered/total bins:     missing/total bins:	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 75 27 227 102 1122 2260 6981 7198 75.00% 6 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin (auto[0],auto[0]) bin (auto[1],auto[0]) bin (auto[1],auto[0],auto[0]).  Cross almostfull covered/total bins:     missing/total bins:     Mit:     Auto, Default and User Defined Bins:     bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1],auto[1]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0]),auto[0]) bin (auto[0],auto[0]),auto[0]) bin (auto[0],auto[0]),auto[0]) cross almostempty covered/total bins:     missing/total bins:     % Hit:     Auto, Default and User Defined Bins:     bin (auto[1],auto[1],auto[1]) bin (auto[0]),auto[0]) din (auto[0],auto[0]),auto[0]) bin (auto[0]),auto[0]) bin (auto[0]),auto[0]) cross underflow covered/total bins:     missing/total bins:     missing/total bins:     missing/total bins:     Mit:     Auto, Default and User Defined Bins:     bin (auto[0],auto[1],auto[1]) bin (auto[1]),auto[1])	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 344 348 6956 100.00% 8 0 100.00% 75 207 102 2260 100.00% 75 102 227 5.00% 6 2 75.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin cauto[0],auto[0]> bin cauto[1],auto[0]> bin cauto[1],auto[0],auto[0]> Cross almostfull covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin cauto[1],auto[1],auto[1]> bin cauto[0],auto[1],auto[1]> bin cauto[0],auto[1],auto[1]> bin cauto[0],auto[1],auto[0]> bin cauto[0],auto[0],auto[0]> bin cauto[0],auto[0],auto[0]> bin cauto[0],auto[0],auto[0]> covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin cauto[1],auto[1],auto[1]> bin cauto[0],auto[1],auto[0]> Cross almostempty covered/total bins: bin cauto[1],auto[1],auto[1]> bin cauto[1],auto[1],auto[1]> bin cauto[1],auto[0],auto[1]> bin cauto[0],auto[0],auto[1]> bin cauto[0],auto[0],auto[0]> bin cauto[0],auto[0],auto[0]> bin cauto[0],auto[0],auto[0]> Cross underflow covered/total bins: missing/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin cauto[0],auto[1],auto[0]> bin cauto[1],auto[0],auto[0]> covered/total bins: missing/total bins: missing/total bins: bin cauto[1],auto[1],auto[1]> bin cauto[1],auto[1]> bin cauto	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6674 6956 100.00% 75 27 102 21122 2260 6981 7198 75.00% 6 2 75.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin (auto[0],auto[0]) bin (auto[0]) bin (auto[0]),auto[0]),auto[0]) bin (auto[0]),auto[0]).  Cross almostfull covered/total bins:     missing/total bins:     Mit:     Auto, Default and User Defined Bins:     bin (auto[1],auto[1]) bin (auto[0]),auto[1]) bin (auto[0]),auto[1]) bin (auto[0]),auto[1]) bin (auto[0]),auto[1]),auto[0]) bin (auto[0]),auto[1]),auto[0]) bin (auto[0]),auto[0]),auto[0]) bin (auto[0]),auto[0]),auto[0]) bin (auto[0]),auto[0]) cross almostempty     covered/total bins:         missing/total bins:         Mit:         Auto, Default and User Defined Bins:         bin (auto[0]),auto[1],auto[1])         bin (auto[0]),auto[1])         bin (auto[0]),auto[1])         bin (auto[0]),auto[1])         bin (auto[0]),auto[1])         bin (auto[0]),auto[0])         bin (auto[0]),auto[1])         bin (auto[0]),auto[1])         bin (auto[0]),auto[1])         bin (auto[0]),auto[1])         bin (auto[0]),auto[1])         bin (auto[0]),auto[1])         bin (auto[0]),auto[0])         bin (auto[0]),auto[1])         bin (auto[0]),auto[0])         bin (auto[0]),auto[0])         bin (auto[0]),auto[0])	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 348 385 2070 6076 100.00% 8 0 100.00% 75 27 227 102 212 2260 6981 7198 75.00% 39 1754 1158 533	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ad
bin (auto[0],auto[0]) bin (auto[1],auto[0],auto[0]) bin (auto[1],auto[0],auto[0]) Cross almostfull covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[0],auto[0]) covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) covered/total bins: missing/total bins: missing/total bins: missing/total bins: missing/total bins: bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0]) bin (auto[0],auto[0])	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 75 27 102 2122 260 6981 1192 2260 6981 7198 75.00% 6981 17198 75.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin (auto[0],auto[0]) auto[0]) bin (auto[1],auto[0]) auto[0],auto[0]). bin (auto[1],auto[0]) auto[0]) cross almostfull covered/total bins: missing/total bins: % Hit:  Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) cross almostempty covered/total bins: missing/total bins: % Hit:  Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0]),auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[1],auto[1],auto[0]) bin (auto[1],auto[1],auto[0]) bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[	469 7051 2915 100.00% 8 9 100.00% 812 217 334 344 345 2070 6874 6956 100.00% 75 27 227 102 21122 2260 6981 7198 75.00% 39 1754 1158 533 7215 7301	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin (auto[0],auto[0]) bin (auto[1],auto[0],auto[0]) bin (auto[1],auto[0],auto[0]) Cross almostfull covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[0],auto[0]) covered/total bins: missing/total bins: X Hit: Auto, Default and User Defined Bins: bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) covered/total bins: missing/total bins: missing/total bins: missing/total bins: missing/total bins: bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0]) bin (auto[0],auto[0])	469 7051 2915 100.00% 8 0 100.00% 812 217 334 344 385 2070 6874 6956 100.00% 75 27 102 2122 260 6981 1192 2260 6981 7198 75.00% 6981 17198 75.00%	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin (auto[0],auto[0]) auto[0]) bin (auto[1],auto[0]) auto[0],auto[0]). bin (auto[1],auto[0]) auto[0]) cross almostfull covered/total bins: missing/total bins: % Hit:  Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) cross almostempty covered/total bins: missing/total bins: % Hit:  Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0]),auto[0]) bin (auto[0],auto[1],auto[0]) bin (auto[1],auto[1],auto[0]) bin (auto[1],auto[1],auto[0]) bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1],auto[1]) bin (auto[1],auto[1]) bin (auto[1],auto[	469 7051 2915 100.00% 8 9 100.00% 812 217 334 344 345 2070 6674 6956 100.00% 75 27 227 102 21122 2260 6981 7198 75.00% 6 2 75.00% 39 1754 1158 533 7215 7301 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed
bin (auto[0],auto[0]) bin (auto[1],auto[0]) bin (auto[1],auto[0]) auto[0], bin (auto[0]) auto[0]).  Cross almostfull covered/total bins: missing/total bins: X Hit:  Auto, Default and User Defined Bins: bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) bin (auto[0],auto[0],auto[0]) covered/total bins: missing/total bins: Mit:  Auto, Default and User Defined Bins: bin (auto[1],auto[1]) bin (auto[0],auto[1]) bin (auto[0],auto[0]) covered/total bins: missing/total bins: missing/total bins: Mit:  Auto, Default and User Defined Bins: bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[0]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[1],auto[1]) bin (auto[0],auto[0]) bin (a	469 7051 2915 100.00% 8 9 100.00% 812 217 334 344 345 2070 6674 6956 100.00% 75 27 227 102 21122 2260 6981 7198 75.00% 6 2 75.00% 39 1754 1158 533 7215 7301 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered	ed

# → Assertion Coverage

• •	Digital Verification - coverage_rpt.txt					
3528	DIRECTIVE COVERAGE:					
3529 3530	Name	Dosian C	ecian I	ang E	ile(line) H	ite Statue
3531 3532	Name Design Design Lang File(Line) Hits Status Unit UnitType					its status
3532	/top/DUT/FIFO_SVA_inst/overflow_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(86)	4825 Covered
3534	/top/DUT/FIFO_SVA_inst/underflow_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(87)	1749 Covered
3535					FIFO_SVA.sv(88)	
3536 3537	/top/DUT/FIFO_SVA_inst/count_up_pr_cover/top/DUT/FIFO_SVA_inst/count_down_pr_cov		Verilog	SVA	FIFO_SVA.sv(89)	2599 Covered
3538	/ cop/bot/F1F0_3VA_1HSt/count_down_pr_co		Verilog	SVA	FIFO_SVA.sv(90)	969 Covered
3539	/top/DUT/FIFO_SVA_inst/count_same_pr_co					
3540		FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(91)	623 Covered
3541 3542	TOTAL DIRECTIVE COVERAGE: 100.00% COVE	RS+ 6				
3543	TOTAL BIRECTIVE COVERNOE. 100:00% COVER					
3544	ASSERTION RESULTS:					
3545 3546	Nama Fila/Lina				 Pass	
3546 3547	Name File(Line)		Failure Count		Pass Count	
3548						
3549	/top/DUT/FIFO_SVA_inst/wr_ack_reset_asse	ertion				
3550 3551	FIFO_SVA.sv(5) /top/DUT/FIFO_SVA_inst/overflow_reset_a:	ssertion	0		1	
3552	FIFO_SVA.sv(6)	3301 01011	0		1	
3553	/top/DUT/FIFO_SVA_inst/underflow_reset_a	assertion				
3554	FIFO_SVA.sv(7)	antion	0		1	
3555 3556	/top/DUT/FIFO_SVA_inst/wr_ptr_reset_ass FIFO_SVA.sv(8)	el.CIOII	0		1	
3557	/top/DUT/FIFO_SVA_inst/rd_ptr_reset_asset_	ertion				
3558	FIFO_SVA.sv(9)		0		1	
3559 3560	<pre>/top/DUT/FIF0_SVA_inst/count_reset_asset FIF0_SVA.sv(10)</pre>	rtion	0		1	
3561	/top/DUT/FIFO_SVA_inst/full_assertion		Ü		-	
3562	FIFO_SVA.sv(17)		0		1	
3563 3564	/top/DUT/FIFO_SVA_inst/almostfull_asser FIFO_SVA.sv(23)	tion	0		1	
3565	/top/DUT/FIFO_SVA_inst/empty_assertion		· ·		-	
3566	FIFO_SVA.sv(29)		0		1	
3567 3568	/top/DUT/FIFO_SVA_inst/almostempty_asser FIFO SVA.sv(35)	rtion	0		1	
	/top/DUT/FIFO_SVA_inst/overflow_assertic	on	V		-	
3570	FIFO_SVA.sv(79)		0		1	
3571	/top/DUT/FIFO_SVA_inst/underflow_assert:	ion	•			
3572 3573	FIFO_SVA.sv(80) /top/DUT/FIFO_SVA_inst/wr_ack_assertion		0		1	
3574	FIFO_SVA.sv(81)		0		1	
3575	/top/DUT/FIFO_SVA_inst/count_up_pr_asset	rtion				
3576 3577	FIFO_SVA.sv(82) /top/DUT/FIFO_SVA_inst/count_down_pr_as:	sartion	0		1	
3578	FIFO_SVA_INST/Count_down_pr_as.	361 (1011	0		1	
3579	/top/DUT/FIFO_SVA_inst/count_same_pr_as	sertion				
3580	FIF0_SVA.sv(84)	1	0	/# 7.1.	1	-1 10
3581 3582	<pre>/FIFO_read_only_sequence_pkg/FIFO_read_ FIFO_read_only_sequence_pkg/FIFO_read_onl</pre>			#ub1K	#18055399#14/1mm	ea19
3583	1 11 0_1 eda_0115y_3eq1		0		1	
3584	/FIFO_write_only_sequence_pkg/FIFO_write			ly/#ub	lk#392 <mark>81767#14/i</mark> i	mmed19
3585 3586	FIFO_write_only_se	quence.sv(	19) 0		1	
3586	/FIFO_write_read_sequence_pkg/FIFO_write	e_read sed		ly/#ub		mmed17
3588	FIFO_write_read_sec		17)			
3589			0		1	
3590 3591	Total Coverage By Instance (filtered vi	ew): 85.86	%			