Final Year Design Project Report RISC V IMPLEMENTATION ON FPGA B.S ELECTRICAL ENGINEERING, BATCH 2020

Internal Advisor

Name: Dr. Abid Muhammad Khan

Designation: Professor

Deptt.: Electrical Engineering


Ssuet, Karachi

Submitted by

JAHANGIR SHAH 2020-EL-050

UMER ZAID 2020-EL-059

KHALID ANWER 2020-EL-072



DEPARTMENT OF ELECTRICAL ENGINEERING & SIR SYED UNIVERSITY OF ENGINEERING & TECHNOLOGY, KARACHI

February 2024



RISC V IMPLEMENTATION ON FPGA


BY

JAHANGIR SHAH 2020-EL-050

UMER ZAID 2020-EL-059

KHALID ANWER 2020-EL-072

Report submitted in partial fulfillment of the requirements for the degree of Bachelor of Science in ELECTRICAL ENGINEERING



DEPARTMENT OF ELECTRICAL ENGINEERING
SIR SYED UNIVERSITY OF ENGINEERING &TECHNOLOGY, KARACHI

February 2024

DECLERATION

We confirm that this project report has done entirely by us. Any information or ideas from other sources are clearly mentioned along with their references. By submitting our report to the plagiarism checking software, we are confirming that our work follows the university's plagiarism rules explained in the student handbook. We understand that we may be held responsible if plagiarism software or examiners find parts that have copied without citing the source. We know that if an academic misconduct hearing finds us guilty of plagiarism, we could lose the credits for this module or face other penalties.

PROJECT TYTLE: RISC V IMPLEMENTATION ON FPGA

Word count: 13,635

STUDENT NAME:

- 1) JAHANGIR SHAH
- Z] UMER ZAID
- 3) KHALID ANWER

Date of Submission:

Signature(s):

n id

3) Mue

I hereby declare that this project report entitled "RISC V IMPLEMENTATION ON FPGA" is an original work carried out by JAHANGIR SHAH, UMER ZAID, KHALID ANWER in partial fulfillment for the award of degree of Bachelor of Science in Electrical Engineering of Electrical Engineering Department, Sir Syed University of Engineering and Technology Karachi, Pakistan during the year 2024. The Project report has been approved as it satisfies the academic requirements in respect of project work prescribed for Bachelor of Science in Electrical Engineering I also declare that it has not been previously and concurrently submitted for any other degree or other institutions.

HE TURRING WAY OF C

Signature:

Internal Advisor: Dr. Abrêl. M. Khan

Date: 27/2/7014

ACKNOWLEDGEMENT

We want to thank Sir Syed University of Engineering and Technology for supporting our project.

AL TURBUNDOS Q

This is a big achievement for us as undergraduate students.

We are very grateful to God for giving us the strength and ability to complete this report. We could

not have finished our thesis without help from our group members, friends and encouragement

from our family.

We want to thank our advisor Dr. Abid Muhammad Khan for all his help. He did more than expected

to improve our writing and gave us valuable support for our research. We are really grateful for his

expert guidance, patience and for making our research environment great. Dr. Khan's teaching and

encouragement helped us every step of the way. We had so many difficult problems but he always

lifted our spirits with his wisdom and reassurance. Without his round the clock dedication, We

would not have been able to complete our project without Dr. Khan's help. We can never repay such

a kind teacher. You supported us endlessly and we owe you a lot.

We want to thank our parents as well. They always encouraged us to do our best. They helped us in

tough time, cheered us up and stayed with us.

v

O HETUBINGIOSA

Sir Syed University of Engineering & Technology, Karachi Electrical Engineering Department Rubrics for FYDP Report Assessment (EL-499) Batch 2020S

Criteria No.	Criteria PLO (Percentage)	Excellent	Good	Fair	Poor
1	Writing Mechanics PLO-10 (10%)	The report covers all required project details / chapters and maintain reader's interest with a logical coherent flow. The structure is clear and concise.	The report covers all required project details / chapters. The structure is clear and concise.	The report shows some gaps in coverage of required project details / chapters. The structure contains repetitions and redundancies.	The report shows insufficient content to show that required project details / chapters are met. Plain listing of information without regards to structure and/or flow.
2	Literature Review and Problem statement PLO-2 (10%)	Literature is well-written and structured as per standards and covered all relevant material to the project. Problem statement is stated and covered sufficient justification. New reader can clearly understand its value and context. References are cited properly using a standard format	Literature is well-written but not properly structured as per standards and covered most of the material relevant to the project. Problem statement is stated and covered necessary justification with reference. References are cited using a standard format	Literature is not properly written and structured as per standards, but covered most of the material relevant to the project. Problem statement is stated but lacks necessary justification. References are cited using a standard format	Literature is poorly written, poorly structured and does not cover the relevant material to the project. Problem statement is vaguely stated without any justification. References are cited using a standard format.
3	Methodology PLO-3 (10%)	The methods, approaches, tools, techniques, algorithms, or other aspects of the solution are well-described with sufficient details and supporting diagrams.	The methods, approaches, tools, techniques, algorithms, or other aspects of the solution are well-described. However further explanation is required.	The methods, approaches, tools, techniques, algorithms, or other aspects of the solution are described but not in a convincing manner.	Some aspects of the solution are described briefly but much of the description is left out.

4	Implementat ion and Testing PLO-5 (20%)	Both implementation and testing of a system, are precisely performed with accuracy and provide all necessary details for the reader.	Both implementation and testing of a system, are performed with the necessary details for the reader.	Implementation of a system are performed with the necessary details for the reader. But testing of a system is not properly performed.	Both implementa tion and testing of a system, are not properly performed with lack of details.
5	Results & Conclusions PLO-4 (10%)	Report includes all key results of the project. Appropriate graphs, figures and tables are included for effective interpretation and explanation of the results. All important aspects of the project are well-summarized with the sense of closure and demonstrates the major outcome(s) of the project.	Report includes most of the key results of the project. Graphs, figures and tables are included for effective interpretation and explanation of the results. Most of the important aspects of the project are well-summarized with the sense of closure and demonstrates the outcome(s) of the project.	Includes few key results of the project. Graphs, figures and tables are included with limited interpretation and explanation of the results. Few aspects of the project are summarized with the sense of closure and demonstrates the outcome(s) of the project.	Key results of the project are missing. Graphs, figures and tables are not included. Important aspects of the project are not clearly summarized with.
6	Formatting Style and Similarity Index PLO- 8 (20%)	Formatting style of chapters, table of contents, title page, references and appendices are proper and relevant with an acceptable similarity index.	Formatting style of chapters, table of contents, title page, references and appendices are proper with only minor impact on flow of reading with acceptable similarity index	Formatting style is proper but figures and tables don't follow standard practice (caption figure number etc.) with high but acceptable similarity index	The formatting of the chapters may need improveme nt with very high similarity index.
7	Project Sustainability Impacts PLO-7 (20%)	The project provides engineering solutions in societal and environmental contexts and demonstrate excellent knowledge of and need for sustainable development.	The project provides engineering solutions in societal and environmental contexts and demonstrate reasonable knowledge of and need for sustainable development.	The project provides engineering solutions in societal and environmental contexts and demonstrate average knowledge of and need for sustainable development.	The project provides engineering solutions in societal and environment al contexts and demonstrate poor knowledge of and need for sustainable development.

FYDP Mapping with CEP & SDG

	Complex Engineering Problem	
FYDP Title	SDGs	Complex Solving Problem
RISC-V IMPLEMENTATION ON FPGA	Goal # 9: Industry Innovation & Infrastructure	WP1 (Depth of Knowledge Required) WP3 (Depth of Analysis Required)
		WP7 (Interdependence)

ABSTRACT

The Reduced Instruction Set Computing FIVE (RISC-V) architecture, renowned for its open-source nature, has garnered significant attention in the area of computer architecture. The open-source RISC-V instruction set architecture offers new possibilities for research and education in computer architecture This work presents the implementation of the RISC-V integer base instruction set (RV321) on a fieldprogrammable gate array (FPGA). The data path and control logic is first modeled in Logisim to provide a reference design. Then the processor is coded in System Verilog and synthesized targeting a Xilinx FPGA using Vivado. Six representative RISC-V instructions have implemented. R-type for register operations, I-type for immediate values, S-type for store operations, B-type for conditional branches, U-type for setting large constants, and J-type for unconditional jumps. The processor successfully executed test programs using only these six instructions. This demonstrates the feasibility of realizing a simple RISC-V core on reconfigurable hardware. By leveraging open-source Electronic Design Automation (EDA) tools refer to software applications used to design and simulate electronic systems, including integrated circuits and the customizable RISC-V ISA, this thesis enables hands-on exploration of computer architecture in an academic setting. The easily modifiable nature of the implementation developed here facilitates further RISC-V research and educational projects.

TABLE OF CONTENT

DECLERATION	
ACKNOWLEDGEMENT	v
ABSTRACT	vi
LIST OF FIGURES	xí
LIST OF TABLES	xiii
LIST OF ABBREVIATION	xiv
CHAPTER 1	1
INTRODUCTION	1
1.1 OVERVIEW OF RISC V	1
1.1.1 WHY IT HAS BEEN NAMED RISC V	2
1.1.2 LOAD / STORE ARCHITECTURE	2
1.2 MOTIVATION	
1.2.1 WHY RISC V ISA?	3
1.2.1.1 OPEN-SOURCE ECOSYSTEM	3
1.2.1.2 DESIGN FLEXIBILITY	3
1.2.1.3 SIMPLIFIED LICENSING	4
1.2.1.4 EFFICIENCY	
1.2.2 PREVIOUS RESEARCH WORK	
1.3 PROBLEM STATEMENT	
1.4 GOALS OF THE RESEARCH	
1.5 SCOPE OF WORK	
1.5.1 DESIGN SINGLE CYCLE RISC-V IN LOGISIM	
1.5.2 IMPLEMENT RV32I PROCESSOR IN SYSTEM VERILOG	
1.5.3 SYNTHESIZE SINGLE CYCLE RISC-V ONTO FPGA	
1.6 CONTRIBUTION OF THE RESEARCH	
1.7 SUSTAINABLE DEVELOPMENT GOALS (SDGs)	
1.7.1 GOAL 9 - INDUSTRY, INNOVATION AND INFRASTRUCTURE	
1.8 STRUCTURE OF THESIS,	
CHAPTER 2	
LITERATURE REVIEW,	
2.1 INTRODUCTION	
2.1.1 SUMMARY OF PREVIOUS RESEARCH	
2.2 CONTRIBUTION OF OUR RESEARCH	
2.2.1 LOGISIM FOR ENHANCED RV32I DESIGN VISUALIZATION	13

2.2.2 VERILOG TO SYSTEMVERILOG	
2.2.3 LIMITATIONS OF VERILOG	14
2.2.3.1 LIMITED VERIFICATION CAPABILITIES	14
2.2.3.2 WEAK SUPPORT FOR COMPLEX DATA STRUCTURES	14
2.2.3.3 NO DIRECT SUPPORT FOR OBJECT-ORIENTED PROGRAMMING (OOP)	14
2.2.3.4 SELECTION OF SYSTEMVERILOG	
CHAPTER 3	
METHODOLOGY	
3.1 STAGE 1: INSTRUCTION FETCH	
3.1.1 PROGRAM COUNTER AND INSTRUCTION MEMORY	
3.2 STAGE 2: INSTRUCTION DECODE	
3.2.1 REGISTER FILE	
3.3 STAGE 3: EXECUTE	
3.3.1 ARITHMETIC LOGIC UNIT	
3.4 STAGE 4: MEMORY	
3.5 STAGE 5: REGISTER WRITE	
3.6 RV32I SIX TYPE INSTRUCTIONS	
3.6.1 R-TYPE INSTRUCTIONS	23
3.6.2 I-TYPE INSTRUCTIONS	
3.6.3 S-TYPE INSTRUCTIONS	24
3.6.4 B-TYPE INSTRUCTIONS	25
3.6.5 U-TYPE INSTRUCTIONS	25
3.6.6 J-TYPE INSTRUCTIONS	26
3.7 DESIGNING OF RV32I ONTO LOGISIM	26
3.7.1 PROGRAM COUNTER	26
3.7.1.1 REGISTER SETUP	27
3.6.1.2 ADDER (INCREMENT LOGIC)	27
3.7.1.3 CLOCK INPUT:	27
3.7.1.4 WIRING:	27
3.7.2 REGISTER FILE	28
3.6.2.1 REGISTERS	28
3.7.2.2 MULTIPLEXERS (MUX)	
3.7.2.3 CONTROL SIGNALS	
3.7.2.4 INPUT/OUTPUT PINS	
3.7.2.5 CONNECTIONS	

3.7.3 CONTROL UNIT	29
3.7.3.1 INPUTS AND OUTPUTS	29
3.7.3.2 DECODER	
3.7.3.3 LOGIC GATES	30
3.7:3.4 CONNECTIONS	
3.7.4 ALU (ARITHMETIC LOGIC UNIT)	
3.7.4.1 INPUTS	
3.7.4.2 ARITHMETIC AND LOGICAL COMPONENTS	
3.7.4.3 MULTIPLEXER	
3.7.4.4 DEMULTIPLEXER	
3.7.4.5 CONNECTIONS	
3.8 IMPLEMENTATION OF RV32I ONTO FPGA	
3.8.1 ENVIRONMENT SETUP	
3.8.2 CODE PREPARATION	33
3.8.3 SIMULATION	33
3.8.4 SYNTHESIS	33
3.8.5 IMPLEMENTATION	33
3.8.6 BIT STREAM GENERATION	34
3.8.7 HARDWARE TESTING	34
3.8.8 FINAL VERIFICATION	34
CHAPTER 4	35
RESULT AND DISCUSSION	35
4.1 DESIGNING RV32I PROCESSOR ON LOGISIM	35
4.1.1 DESIGNING BLOCKS OF RV32I ON LOGISIM	
4.1.1.1 PROGRAM COUNTER	
4.1.1.2 REGISTER FILE	
4.1.1.3 Arithmetic Logic Unit (ALU)	
4.1.1.4 CONTROL UNIT	
4.1.1.5 IMMEDIATE GENERATOR	
4.2 SIMULATION OF RV32I ON VIVADO USING SYSTEMVERILOG	
4.2.1 R-TYPE RESULT	
4.2.2 I-TYPE RESULT	
4.2.3 LOAD TYPE RESULT	
4.2.4 S-TYPE RESULT:	
4.2.5 B-TYPE RESULT:	47



4.2.6 U-TYPE RESULT	
4.2.7 J-TYPE RESULT	49
4.2.8 RV32I SINGLE CYCLE COMPLETE IMPLEMENTATION RESULT	50
4.3 RV32I SCHEMATIC DIAGRAM ON VIVADO	52
4.4 FPGA RESULT	52
4.5 RV32I POWER CONSUMPTION REPORT	
CHAPTER 5	54
CONCLUSION	
5.1 SUMMARY	54
5.2 CONCLUSION	56
1.2.1 ADVANTAGES:	56
5.2.2 ADVANTAGES:	56
5.2.3 ADVANTAGES:	56
5.3 SHORTCOMINGS AND SUGGESTED FUTURE WORK	57
REFERENCES	59
APPENDICES	
APPENDIX A	62
SIMULATION OF RV32I ON SYSTEMVERILOG	
SYSTEM VERILOG CODES	62
TOP MODULE OF RV32I	62
ADDER	67
PC COUNTER	68
INSTRUCTION MEMORY	68
IMMEDIATE GENERATOR	69
CONTROL UNIT	70
REGISTER FILE	75
ALU (ARITHMATIC LOGIC UNIT)	
DATA MEMORY	78
BRANCH COMPARATOR	79
MUX 2 INTO 1	80
MUX 3 INTO 1	80
TESTBENCH FILE	8
COST ANALYSIS	87

LIST OF FIGURES

CHETHSMUMICS A

Figure 3.1: The Five stages Block Diagram	17
Figure 3.2: Program Counter & Instruction Memory	18
Figure 3.3: Register File	19
Figure 3.4: Arithmetic Logic Unit	20
Figure 3.5: Data memory & register write	22
Figure 3.6: R-type Instruction Fields	23
Figure 3.7: I-type Instruction Fields	24
Figure 3.8: S-type Instruction Fields	24
Figure 3.9: B-type Instruction Fields	25
Figure 3.10: U-type Instruction Fields	25
Figure 3.11: J-type Instruction Fields	26
Figure 3.12: Program Counter	27
Figure 3.13: Register File	29
Figure 3.14: Control Unit	30
Figure 3.15: Arithmetic Logic Unit (ALU)	31
Figure 3.16: Flowchart implementation of RV32I on FPGA board	32
Figure 3.17: Field Programmable Gate Array (FPGA) Board	34
Figure 4.1: RV32I Processor	35
Figure 4.2: Program Counter	36
Figure 4.3: Register File	37
Figure 4.4: Arithmetic Logic Unit	38
Figure 4.5: Control Unit	38
Figure 4.6: Type Decode	39
Figure 4.7: Control Decode	39

Figure 4.8: Immediate Generator	40
Figure 4.9: Result of R-type Instructions	42
Figure 4.10: Result of I-type Instructions	44
Figure 4.11: Result of Load Instructions	45
Figure 4.12: Result of Store Instructions	46
Figure 4.13: Results of branch Instructions	48
Figure 4.14: Results of U-Type Instructions	49
Figure 4.15: Result of Jal Instruction	50
Figure 4.16: RV32I Single Cycle Complete Implementation Result	51
Figure 4.17:RV32I Schematic Diagram on Vivado	52
Figure 4.18: FPGA Result	52
Figure 4.19: RV32I Power Consumption Report	53

LIST OF TABLES

Table 2.1: Literature Review	11
Table 4.1: R-Type Instructions	
Table 4.2: I-Type Instructions	43
Table 4.3: Load Type Instructions	45
Table 4.4: S-Type Instructions	46
Table 4.5:Branch-Type Instructions	47
Table 4.6: U-Type Instructions	48
Table 4.7: J-Type Instructions	49
Table 4.8: RV32I Single Cycle Complete Implementation Result	50
Table: Cost Analysis	82