CS1026 II Assignment 8


Write a Verilog model of the sequential circuit described in this state table and corresponding state diagram.

module FiniteStateMachine (output out_z, input in_x, in_y, clk, reset_b);

Test data will change on the falling edge of the clock and your machine should change state on the rising edge.

Your design should enter state 00 on the negative edge of the reset signal.

Present state		Inputs		Next state		Output
A	B	χ	y	A	1 B	z
$\frac{A}{0}$	0	0	0	0		0 0 0 0 0
0	0	0	1	0		0
0	θ	1	0	1		0
$\frac{0}{0}$	0	1	1	0	1	0
0	1	0	0	0	0	0
θ	1	0	1	0		0
0	1	1	0	1		0
0 0 1 1	1	1	1	1		0 1 1
1	0	0	0	0		1
1	0	0	1	0		1
1	0	1	0	1	1	1
1	0	1	1	1		
1	1	0	0	0	0	1 1 1
I	1	0	1	0	0	
1	1	1	0	1	1	1
1	1	1	1	1	1	1



CS1026 II 1