#### CS1021 AFTER READING WEEK

#### Mid-Semester Test

NOW Thurs 8th Nov @ 9am in Goldsmith Hall (ALL students to attend at 9am)

#### Final 2 Labs

- Lab5 2-Nov-18, due 16-Nov-18 (2 weeks duration)
- Lab6 16-Nov-19, due 30-Nov-18 (2 weeks duration)

#### **End of Semester Exam**


- written 2 hour exam (week of 12-Dec-18)
- answer 3 out of 4 questions (not 2 out of 3 as in recent CS1021 exams)
- 40 mins per question
- questions similar to previous CS1021 exams (shorter, less parts)

#### Yet to cover

reading and writing to memory, stacks and subroutines

#### **ARM Memory System**

- ARM system comprises CPU and memory
- instructions and data stored in memory
- CPU can read (LOAD) data from memory into a register
- CPU can write (STORE) data from a register into memory
- called a load / store architecture
- to operate on data in memory, the data must first be loaded into register(s), updated in the registers and then stored back to memory



#### **Memory Revision**

•	memory	comprises an	array of memory	locations
---	--------	--------------	-----------------	-----------

- each location stores a byte of data
- each location location has a unique 32 bit address
   0x00000000 to 0xFFFFFFF
- the address space, 2<sup>32</sup> bytes (4GB), is the amount of memory that can be physically attached to the CPU

UXFFFFFFF	UXFF
OxFFFFFFE	OxEE
0xFFFFFFD	0xDD
0xFFFFFFC	0xCC
	•
0x00000005	0x05
0x00000004	0x04
0x00000003	0x11
0x00000002	0x22
0x00000001	0x33
0x00000000	0x44

**∩**VEEEEEEE

memory as an array of BYTEs

#### Memory Revision...

- often easier to view memory as an array of WORDs (32 bits) rather than an array of BYTEs
- as each WORD location is aligned on a 4 byte boundary, the low order 2 bits of each address is 0
- making a comparison with the previous slide, the byte of data stored at memory location 0 is the least significant byte of the WORD stored in location 0
- this way of storing a WORD is termed LITTLE ENDIAN the least significant byte is stored at the lowest address (the other way is BIG ENDIAN)
- ARM CPUs can be configured to be LITTLE ENDIAN or BIG ENDIAN (term from <u>Gulliver's Travels</u>)

OXITITITE	UXITELDDCC			
0xFFFFFF8	0xF8F8F8F8			
	•			
0x0000000C	0x87654321			
0x00000008	0x8ABCDEF0			
0x00000004	0x07060504			
0x00000000	0x11223344			

Overefee

OVEEEEDDCC

memory as an array of WORDs

#### NXP LPC2468 Memory Map

- address space NOT fully populated with memory devices
- 512K of flash memory at address 0x00000000 to 0x0007FFFF
- 64K RAM at address 0x40000000 to 0x4000FFFF
- flash memory
  - read ONLY (programmed electronically "flashed")
  - retains data when power removed
- RAM (random access memory)
  - read write
  - looses its data when power removed

0x4000FFFF 0x40000000

0xFFFFFFFF

0x0007FFFF

512K flash memory

64K RAM

0x00000000

NXP LPC2468 memory map (NOT to scale)

uVision projects are configured to simulate this memory map

code placed in flash memory starting at address 0x00000000

#### Load Instructions - LDR and LDRB

memory address specified in a register

```
R1 points to 0x40000000 (in RAM)
load word
                                              load data from 0x40000000 (in RAM)
                        ; R1 -> 0x4000000 (in RAM)
LDR
       R1, =0x40000000
       RO, [R1]
                         ; R0 = MWORD[0x40000000]
LDR
                               R1 points to 0x40000003 (in RAM)
load byte
                                               load data from 0x40000003 (in RAM)
                        ; R1 -> 0x40000003 (in RAM)
LDR
       R1, =0x40000003
       R0, [R1]
                         ; R0 = MBYTE[0x40000003]
LDRB
```

#### LDR and LDRB

- load word
  - reads 4 bytes from memory address into a register
  - address must be even (LS address bit = 0)
  - normally used with an address aligned on a 4 byte boundary (address ends with ...00<sub>2</sub>) BUT ...
  - if address end with ...10<sub>2</sub>, it accesses memory as though the address ended with ...00<sub>2</sub> but swaps the high and low 16 bits
- load byte
  - reads byte from memory address and stores in LS byte of register
  - clears MS bytes of register

#### LDR and LDRB...

load word

R0

0x04030201

load byte

R0


0x00000004

load word (address ends with ..10<sub>2</sub>)

R0

0x02010403

high and low 16 bits swapped



memory

Ox01 in address Ox40000000 Ox04 in address Ox40000003

#### Store Instructions – STR and STRB

memory address specified in a register

```
    store word
    LDR R1, =0x40000000 ; R1 -> 0x40000000 (in RAM)
    STR R0, [R1] ; MWORD[0x40000000] = R0
    store byte
    R1 points to 0x40000002 (in RAM)
    LDR R1, =0x40000001 ; R1 -> 0x40000002 (in RAM)
    STRB R0, [R1] ; MBYTE[0x40000002] = R0 (LS byte)
```

#### STR and STRB

- store word
  - writes ALL 4 bytes of register to memory address
  - address must be aligned on a 4 byte boundary (address ends with ...00<sub>2</sub>)
- store byte
  - writes LS byte of register to memory address

#### Example

- a, b and c are 32-bit signed binary integers stored in memory locations 0x40000000, 0x40000004 and 0x40000008 respectively
- compute c = a + b

```
LDR R1, =0x40000000

LDR R0, [R1]

LDR R1, =0x40000004

LDR R1, [R1]

ADD R0, R0, R1

LDR R1, =0x40000008

STR R0, [R1]
```


R1 points to 0x40000000 (where a is stored in RAM)

```
; R1 -> a
; R0 = a
; R1 -> b
; R1 = b
; R0 = a + b
; R1 -> c
; c = a + b
```

#### **ASCII** strings

- American Standard Code for Information Interchange
- ASCII is a standard used to encode alphanumeric and other characters
- each character is stored as a single byte (8 bits)
- upper and lower case characters have different ASCII codes
- ASCII only uses 7 bits to encode the character, giving 128 possible characters
- MSB may be used as a parity bit
  - ODD or EVEN parity
  - parity bit set so that number of 1 bits in a character is either odd or even
  - used to detect transmit and receive errors
- originally used to transmit characters from a computer to a tele printer (terminal)

## ASCII Table (hex values)



#### ASCII ...

• the string "Hello", if at address 0x1000, stored as follows

Н	е	I	I	О	NUL
0x48	0x65	0x6c	0x6c	0x6f	0x00
0x1000	0x1001	0x1002	0x1003	0x1004	0x1005

ASCII code address

- ASCII strings early always NUL terminated
- only 96 ASCII characters are printable, the remainder are control codes
- example control codes

0x0A	LF	line feed
0x0D	CR	carriage return
0x08	BS	backspace
0x09	HT	horizontal tab
0x1B	ESC	escape
0x00	NUL	NUL

#### Example

• copy a NULL terminated ASCII string from 0x1000 (in read-only flash memory) to 0x40000000 (RAM)

LDR R1, =0x1000; R1 -> src R2 points to dst string in RAM ; R2 -> dst R2, =0x40000000 LDR RO, [R1] LDRB ; get char from src string **STRB** RO, [R2] ; store char in dst string ADD R1, R1, #1 ; move to next src char ADD R2, R2, #1 ; move to next dst char

; char == 0?

R1 points to src string in RAM

; next character if not finished

RO, #0


**CMP** 

**BNE** 

#### CS1021 Mid-Semester Test

- Thurs 8th Nov @ 9am in Goldsmith Hall
- ALL students to attend at 9am (no Tutorial @ 13.00)
- NO calculators, phones, laptop etc.
- 20 Questions (like Tutorial questions)
- ALL questions carry equal marks (some are easier than others)
- Remember to fill in exam number, student ID and name on answer booklet

#### uVision Console and Memory Windows



#### DCB, DCW and DCW Assembler Directives


- can use assembler to initialise the contents of flash memory with constant data
- if RAM needs to be initialised, it is normally initialised at start-up by copying data from flash memory (very microcontroller centric)

```
C0 DCB "Hello World!", 0 ; NUL terminated ASCII string
C1 DCD 1, 2, 3, 4, 5, 6, 7, 8 ; 8 x 32-bit (word) constants (why DCD for words?)
C2 DCW 1, 2, 3, 4, 5, 6, 7, 8 ; 8 x 16-bit (halfword) constants
```

load address of constant string using points to
 LDR R0, =C0 ; R0 -> "Hello World!"

need to place constants where they will not be mistakenly executed as code

#### DCB, DCW and DCW Assembler Directives ...




#### Additional features of LDR / STR instructions

- additional features can be used to reduce the number of instructions that have to be written and the number of instructions executed at runtime
- LDR RO, [R1]; R1 used as an address register as R1 contains an address
- STR RO, [R1]; R1 used as an address register as R1 contains an address

#### Some Advanced features of LDR / STR instructions

best understood by examining LDR / STR machine code fields



LDR STR machine code fields

- I immediate bit
  - if 0, offset field specifies a 12 bit offset (0 .. 4095)
  - if 1, offset field specifies a register + shift operation
- P pre or post indexing
  - if 0 (post indexing), add offset to base register <u>after</u> transfer
  - if 1 (pre indexing), add offset to base register <u>before</u> transfer
- U (up/down) 0 for subtract and 1 to add offset to base register
- B 0 for word and 1 for byte transfer
- W 1 for write back of effective address into base register
- L 0 for store and 1 for load

## **Examples**

immediate offset

• LDR R0, [R1, #4]

; with immediate offset

$$R0 = MEM[R1 + 4]$$

Ι	Р	U	В	W	L	offset
0	1	1	0	0	1	4

LDR R0, [R1], #4 ; post-indexed

ı	Р	J	В	W	L	offset
0	0	1	0	1	1	4

R0 = MEM[R1]

$$R1 = R1 + 4$$

; post increment address register

can specify a +ve or -ve offset

• LDR R0, [R1, #-4<mark>]!</mark>

; pre-indexed

	Р	כ	В	8	ш	Offset
0	1	0	0	1	1	4

R1 = R1 - 4

; pre increment address register

R0 = MEM[R1]

LDR can read memory and increment address register in a single instruction

# Examples...

register offset

• LDR R0, [R1, R4] ; register offset

ı	Р	U	В	W	L	offset
1	1	1	0	0	1	R4

$$R0 = MEM[R1 + R4]$$

• LDR R0, [R1], R4 ; register offset post-indexed

-	Р	כ	В	V	ш	offset
1	0	1	0	1	1	R4

R0 = MEM[R1]

R1 = R1 + R4 ; post increment address register

can specify a +ve or -ve offset

• LDR R0, [R1, -R4]! ; pre-indexed register offset

I	Р	U	В	W	L	offset
1	1	1	0	1	1	R4

R1 = R1 - R4 ; pre increment address register

R0 = MEM[R1]

• LDR can read memory and increment address register in a single instruction

## Examples...

scaled register offset

LDR R0, [R1, R4, LSL #2]

; scaled register offset

$$R0 = MEM[R1 + R4*4]$$

ı	Р	U	В	W	L	offset
1	1	1	0	0	1	R4, LSL #2

LDR R0, [R1], R4, LSL #2

; post-indexed scaled register offset

$$R0 = MEM[R1]$$
  
 $R1 = R1 + R4*4$ 

 I
 P
 U
 B
 W
 L
 offset

 1
 0
 1
 0
 1
 1
 R4, LSL #2

can specify a +ve or -ve offset

• LDR R0, [R1, -R4, LSL #2]!

; pre-indexed scaled register offset

R1 = R1 - R4\*4

 I
 P
 U
 B
 W
 L
 offset

 1
 1
 1
 0
 1
 1
 -R4, LSL #2

R0 = MEM[R1]

LDR can read memory and increment address register in a single instruction

#### Example 1: string copy

copy a NULL terminated ASCII string from 0x1000 (in read-only flash memory) to 0x40000000 (RAM)

```
points to
LDR
         R1, =0x1000
                             ; R1 -> src string
         R2, =0x40000000
                             ; R2 -> dst string
LDR
                             ; load ch from src string AND post increment R1
         RO, [R1], #1
LDRB
         RO, [R2], #1
STRB
                             ; store ch in dst string AND post increment R2
         RO, #0
CMP
                             ; ch == 0? has NUL ch been copied?
                             ; next ch if NOT finished
BNE
                             post increment R1
                           post increment R2
```

#### Example 2: c = a + b

 a, b and c are 32-bit signed binary integers stored in memory locations 0x40000000, 0x40000004 and 0x40000008 respectively

```
post increment R1
compute c = a + b
      R1, =0x40000000
                          ; R1 -> a
LDR
      R0, [R1], #4
LDR
                         ; R0 = a; R1 = R1 + 4 -> b
      R2, [R1], #4
                          ; R2 = b; R1 = R1 + 4 -> c
LDR
      RO, RO, R2
ADD
                          ; R0 = a + b
       RO, [R1]
                          : c = a + b
STR
```

 exploiting (1) a, b and c are stored in sequential memory locations AND (2) can post increment R1 as part of LDR instruction


## Example 3: reverse string

- if a zero terminated string of ASCII characters is stored at memory address 0x4000000, write ARM assembly language instructions to reverse the string in situ
- step 1: find R2 such that R2->last ch in string (excluding terminating 0)

```
post increment R1
; R1 -> first ch in string
       LDR
               R1, =0x40000000
                                       ; R1 -> string
       MOV
               R2, R1
                                       ; R2 -> string
LO
               RO, [R2], #1
                                       ; load next ch of string AND R2 = R2 + 1
       LDRB
       CMP
               RO, #0
                                       : 0?
       BNE
               L0
                                       ; next ch
       SUB
               R2, R2, #2
                                       ; R2 -> last ch of string (excluding terminating 0)
                                   decrement R2 by 2 as R2 was one past NUL terminator
```

## Example 3: reverse string ...

step 2: swap first and last characters and work towards middle



#### Example 3: reverse string ...

```
; R1 -> first ch in string
; R2 -> last ch in string (excluding termination zero)
; swap first and last characters and work towards middle
       CMP
                                        ; if R2 <= R1? ...
               R2, R1
        BLS
               L2
                                        ; finished
              R0, [R1]
                                        ; read "first" character
        LDRB
        LDRB
              R3, [R2]
                                        ; read "last" character
        STRB R0, [R2], #-1
                                         ; write "first" character to "last" slot
              R3, [R1], #1
                                         ; write "last" character to "first" slot
        STRB
               L1
                                  post increment R2 by - 1
L2
                              post increment R1 by 1
```

#### Example 4: Array Access

 consider an array a of 32-bit signed integers stored in memory at address 0x40000000


```
int a[256]; // array a contains 256 integers a[0] .. a[255]

a[0] stored @ MEM[0x40000000] // increasing by 4...
a[1] stored @ MEM[0x40000004] // because each integer
a[2] stored @ MEM[0x40000008] // occupies 4 bytes of memory
...
a[n] stored @ MEM[0x40000000 + 4*n] //
...
a[255] stored @ MEM[0x400003FC] //
```

- array **a** occupies  $256 \times 4 = 1024 = 0 \times 400$  bytes of memory
- array a occupies memory locations 0x40000000 to 0x400003FF

#### Example 4: Array Access ...

- array elements stored in consecutive memory locations
- as each array element is a 32 bit integer (4 bytes), address increases by 4 from one element to the next



• if i and j are two 32-bit signed integer variables stored at memory addresses 0x40000400 and 0x40000404 respectively, write ARM assembly language instructions to compute:

$$a[i] = a[5] + a[j];$$

#### Example 4: Array Access...

```
constant offset
a[5] - constant index
a[i] and a[j] - variable indices
                                       scaled register offset
           R1, =0x40000000
                                     // R1 -> a
  LDR
                                     // R0 = a[5] (R0 = MEM[a + 5*4])
  LDR
           RO, [R1, #5*4]
                                     // R2 -> i
  LDR
           R2, =0x40000404
           R2, [R2]
                                     // R2 = i
  LDR
           R2, [R1, R2, LSL #2]
                                     // R2 = a[j] (R2 = MEM[a + j*4])
  LDR
           RO, RO, R2
                                     // R0 = a[5] + a[i]
  ADD
           R2, =0x40000400
                                     // R2 -> i
  LDR
                                     // R2 = i
           R2, [R2]
  LDR
  STR
           RO, [R1, R2, LSL #2]
                                     // a[i] = a[5] + a[i] (MEM[a + i*4] = R0)
                                      scaled register offset
```

#### What has not been covered?

LDRH load halfwordSTRH store halfword

LDRSB load byte with sign extend

LDRSH load halfword with sign extend