
## CS1026 II Assignment 7

## Write a Verilog behavioural description

module OddFunction (output A, input x, y, clk, reset\_b);

of the circuit below. Test data will change on the falling edge of the clock and your machine should change state on the rising edge.

Your design should enter state 0 on the negative edge of the reset signal.





CS1026 II 2