


Task#9 Barrel Shifter

EDA PLAYGROUND LINK

<https://edaplayground.com/x/WeuB>

SCREENSHOTS




The screenshot shows the simulation log of a Verilog testbench for a barrel shifter. The log is displayed in a window with tabs for 'Log' and 'Share'. The log contains a series of test cases, each starting with '[PASS]' and showing the selected input (sel), the width of the word (W), and the resulting output value. The test cases cover all possible combinations of a 4-bit selector (sel) and a 4-bit word (W). The log ends with a message indicating the simulation finished at line 42 of 'testbench.sv' and a final 'VCS Simulation Report' line.

```


[Log] [Share]
[PASS] sel=00 W=0100 value = 0100
[PASS] shift=0 W=0101 value = 0101
[PASS] sel=00 W=0101 value = 0101
[PASS] shift=0 W=0110 value = 0110
[PASS] sel=00 W=0110 value = 0110
[PASS] shift=0 W=0111 value = 0111
[PASS] sel=00 W=0111 value = 0111
[PASS] shift=1 W=0000 value = 0000
[PASS] sel=01 W=0000 value = 0000
[PASS] shift=1 W=0001 value = 0000
[PASS] sel=01 W=0001 value = 1000
[PASS] shift=1 W=0010 value = 0001
[PASS] sel=01 W=0010 value = 0001
[PASS] shift=1 W=0011 value = 0001
[PASS] sel=01 W=0011 value = 1001
[PASS] shift=1 W=0100 value = 0010
[PASS] sel=01 W=0100 value = 0010
[PASS] shift=1 W=0101 value = 0010
[PASS] sel=01 W=0101 value = 1010
[PASS] shift=1 W=0110 value = 0011
[PASS] sel=01 W=0110 value = 0011
[PASS] shift=1 W=0111 value = 0011
[PASS] sel=01 W=0111 value = 1011
[PASS] sel=10 W=0000 value = 0000
[PASS] sel=10 W=0001 value = 0100
[PASS] sel=10 W=0010 value = 1000
[PASS] sel=10 W=0011 value = 1100
[PASS] sel=10 W=0100 value = 0001
[PASS] sel=10 W=0101 value = 0101
[PASS] sel=10 W=0110 value = 1001
[PASS] sel=10 W=0111 value = 1101
[PASS] sel=11 W=0000 value = 0000
[PASS] sel=11 W=0001 value = 0010
[PASS] sel=11 W=0010 value = 0100
[PASS] sel=11 W=0011 value = 0110
[PASS] sel=11 W=0100 value = 1000
[PASS] sel=11 W=0101 value = 1010
[PASS] sel=11 W=0110 value = 1100
[PASS] sel=11 W=0111 value = 1110
$finish called from file "testbench.sv", line 42.
$finish at simulation time 32
VCS Simulation Report

```



Note: To revert to EPIWave opening in a new browser window, set that option on your profile page.

BLOCK DIAGRAM



EXPLANATION

Unique case is a promise from the designer to the tools that the case items don't overlap and count every case that matters, and in exchange the simulator gets extra error checking for free.