# Computer Architecture Project Report Processor Design

NAME	SECTION	B.N.
Hamdy Mohamed Salem	1	15
Ahmed Ibrahim Hassan	1	4
Ahmed Taha Sayed	1	9
Ahmed Mohamed Omar	1	12

### **Instruction Format**

## **Instructions Opcode**

Mnemonic	15	14	13	12	11
NOP	0	0	0	0	0
NOT	0	0	0	0	1
NEG	0	0	0	1	0
INC	0	0	0	1	1
DEC	0	0	1	0	0
PUSH	0	0	1	0	1
POP	0	0	1	1	0
PROTECT	0	0	1	1	1
FREE	0	1	0	0	0
JZ	0	1	0	0	1
JMP	0	1	0	1	0
CALL	0	1	0	1	1
IN	0	1	1	0	0
OUT	0	1	1	0	1
ADD	0	1	1	1	0
SUB	0	1	1	1	1
SWAP	1	0	0	0	0
CMP	1	0	0	0	1
AND	1	0	0	1	0
OR	1	0	0	1	1
XOR	1	0	1	0	0
ADDI	1	0	1	0	1
BITSET	1	0	1	1	0
RCL	1	0	1	1	1
RCR	1	1	0	0	0
LDM	1	1	0	0	1
LDD	1	1	0	1	0
STD	1	1	0	1	1
RET	1	1	1	0	0
RTI	1	1	1	0	1

### **Instructions Bits Details**

• R-type

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Opcode		R <sub>dst</sub>			R <sub>src1</sub>			R <sub>src2</sub>						

• I-type

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Opcode R <sub>dst</sub>											E	4<1	9:16	ĵ>
15	14	13	12	2 11 10 9 8 7 6 5 4 3						3	2	1	0		
Immediate \ EA<15:0>															


#### • J-type

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Opcode								R <sub>dst</sub>						

## **Control Signal Table**



## **Processor Schematic Diagram**



processor design schematic diagram

### **Pipeline Stages Design**

- IF/ID
  - Size: 16 bits
  - Input:
    - Instruction<15:0>
    - o PC<31:0>
  - Connection
    - Control Unit Input: Instruction<15:11>
    - R<sub>dst</sub> Selector: Instruction<10:8>
    - R<sub>src1</sub> Selector: Instruction<7:5>
    - R<sub>src2</sub> Selector: Instruction<4:2>
    - o Immediate: Instruction<15:0>
    - EA<19:16>: Instruction<7:4>
    - EA<15:0>: Instruction<15:0>
    - o PC<31:0>: PC IF ID<31:0>

#### ID/EX

- Size: 164 bits
- Input:
  - Instruction<15:0>
  - O SP EA <31:0>
  - Rdst sel in <2:0>
  - o Immediate\_in <31:0>
  - o Rsrc1 in
  - o Rsrc2 in
  - Rdest in <31:0>
  - isImmediate in
  - ALU OP IN <4:0>
  - Mem control in <2:0>
  - WB control in <2:0>
  - isoneOp
  - o memReadSig in
  - regWriteSig in
- Connection:
  - o MemAdr <31:0>
  - Rdst sel out <2:0>
  - Immediate out <31:0>
  - o Rsrc1 out
  - o Rsrc2 out
  - Rdest out <31:0>
  - isImmediate
  - ALU OP <4:0>

- o Mem control out <2:0>
- o WB control out <2:0>
- o Instruction out <15:0>
- isOneOp\_out
- o memReadSig out
- regWriteSig\_out

#### EX/MEM

- Size: 66 bits
- Input:
  - o Rdst\_sel\_in<2:0>
  - o MemAdr in<31:0>
  - o memReadSig in
  - o AluOutput<31:0>
  - o regWriteSignal
- Connection:
  - o MemAdr out<31:0>
  - o Rdst sel out<2:0>
  - o AluOutput<31:0>

#### MEM/WB

- Size: 66 bits
- Input:
  - o RDst Sel<2:0>
  - ALUOutput<31:0>
  - o readData<31:0>
  - o dataReadSignal
  - o regWriteSig
- Connection:
  - o RDst Sel out<2:0>
  - o ALU\_out<31:0>
  - o readData\_out<31:0>