

# Computer Architecture Project Report

## Processor Design

NAME	SECTION	B.N.
Hamdy Mohamed Salem	1	15
Ahmed Ibrahim Hassan	1	4
Ahmed Taha Sayed	1	9
Ahmed Mohamed Omar	1	12

# Instruction Format

## Instructions Opcode

Mnemonic	15	14	13	12	11
NOP	0	0	0	0	0
NOT	0	0	0	0	1
NEG	0	0	0	1	0
INC	0	0	0	1	1
DEC	0	0	1	0	0
PUSH	0	0	1	0	1
POP	0	0	1	1	0
PROTECT	0	0	1	1	1
FREE	0	1	0	0	0
JZ	0	1	0	0	1
JMP	0	1	0	1	0
CALL	0	1	0	1	1
IN	0	1	1	0	0
OUT	0	1	1	0	1
ADD	0	1	1	1	0
SUB	0	1	1	1	1
SWAP	1	0	0	0	0
CMP	1	0	0	0	1
AND	1	0	0	1	0
OR	1	0	0	1	1
XOR	1	0	1	0	0
ADDI	1	0	1	0	1
BITSET	1	0	1	1	0
RCL	1	0	1	1	1
RCR	1	1	0	0	0
LDM	1	1	0	0	1
LDD	1	1	0	1	0
STD	1	1	0	1	1
RET	1	1	1	0	0
RTI	1	1	1	0	1

## Instructions Bits Details

- R-type

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Opcode					R <sub>dst</sub>			R <sub>src1</sub>			R <sub>src2</sub>				

- I-type

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Opcode					R <sub>dst</sub>							EA<19:16>			

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Immediate \ EA<15:0>															


- J-type

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Opcode								R <sub>dst</sub>							

## Control Signal Table

[illegible]

## Processor Schematic Diagram



processor design schematic diagram

# Pipeline Stages Design

## - IF/ID

- Size: 16 bits
- Input:
  - Instruction<15:0>
  - PC<31:0>
- Connection
  - Control Unit Input: Instruction<15:11>
  - R<sub>dst</sub> Selector: Instruction<10:8>
  - R<sub>src1</sub> Selector: Instruction<7:5>
  - R<sub>src2</sub> Selector: Instruction<4:2>
  - Immediate: Instruction<15:0>
  - EA<19:16>: Instruction<7:4>
  - EA<15:0>: Instruction<15:0>
  - PC<31:0>: PC\_IF\_ID<31:0>

## - ID/EX

- Size: 164 bits
- Input:
  - Instruction<15:0>
  - SP\_EA <31:0>
  - Rdst\_sel\_in <2:0>
  - Immediate\_in <31:0>
  - Rsrc1\_in
  - Rsrc2\_in
  - Rdest\_in <31:0>
  - isImmediate\_in
  - ALU\_OP\_IN <4:0>
  - Mem\_control\_in <2:0>
  - WB\_control\_in <2:0>
  - isoneOp
  - memReadSig\_in
  - regWriteSig\_in
- Connection:
  - MemAdr <31:0>
  - Rdst\_sel\_out <2:0>
  - Immediate\_out <31:0>
  - Rsrc1\_out
  - Rsrc2\_out
  - Rdest\_out <31:0>
  - isImmediate
  - ALU\_OP <4:0>

- Mem\_control\_out <2:0>
- WB\_control\_out <2:0>
- Instruction\_out <15:0>
- isOneOp\_out
- memReadSig\_out
- regWriteSig\_out

## - EX/MEM

- Size: 66 bits
- Input:
  - Rdst\_sel\_in<2:0>
  - MemAdr\_in<31:0>
  - memReadSig\_in
  - AluOutput<31:0>
  - regWriteSignal
- Connection:
  - MemAdr\_out<31:0>
  - Rdst\_sel\_out<2:0>
  - AluOutput<31:0>

## - MEM/WB

- Size: 66 bits
- Input:
  - RDst\_Sel<2:0>
  - ALUOutput<31:0>
  - readData<31:0>
  - dataReadSignal
  - regWriteSig
- Connection:
  - RDst\_Sel\_out<2:0>
  - ALU\_out<31:0>
  - readData\_out<31:0>