


**ASIC Design Flow:** Func. Specs., HDL, Synthesis, Floorplanning, place & route, verify in circuit.

**FPGA:** Func. Specs., HDL, Synthesis, place & route, download and verify.

A **Verilog simulator** consists of a compiler, user

```
my_bit = bus[152];
my_bit = bus[i];           // selects ith b
my_byte = bus[87:80];
my_byte = bus[80+:8];      // selects bits
my_byte = bus[87~:16];     // selects bits
my_byte = bus[byteNum*8 -: 8]; // variable part
my_byte = bus[120:127];    // Illegal!
```




```
//UDP name and terminal list
primitive <udp_name> (
  <output_terminal_name> (only one allowed)
  <input_terminal_names> );

//Terminal declarations
output <output_terminal_name>;
input <input_terminal_names>;
reg <output_terminal_name>; (optional; only for sequential UDP)

// UDP initialization (optional; only for sequential UDP
initial <output_terminal_name> = <value>;

//UDP state table
table
  <table entries>
endtable

//End of UDP definition
endprimitive
```




interface, and event-based scheduler.

**Design Block, Stimulus Block**

**Abstractions Levels:** Algorithmic, data flow, gate, switch, RTL.

**signed 8 bit:** -8sd104. Constant integers are




```
module shiftreg (
  input In, Clock;
  output Out;
);
  reg [1:4] Q;

  assign Out = Q[4];
  always @(posedge Clock)
    Q <= {2b, Q[1:3]};
endmodule

module shift4 (
  input [3:0] R,
  input L, w, Clock,
  output reg [3:0] Q
);
  always @(posedge Clock)
    if (L)
      Q <= R;
    else begin
      Q[0] <= Q[1]; // Could also be Q <= {w, Q[3:1]};
      Q[1] <= Q[2];
      Q[2] <= Q[3];
      Q[3] <= w;
    end
endmodule
```

Loads input or shifts on clock edge



Functions	Tasks
A function can enable another function but not another task.	A task can enable other tasks and functions.
Functions always execute in 0 simulation time.	Tasks may execute in non-zero simulation time.
Functions must not contain any delay, event, or timing control statements.	Tasks may contain delay, event, or timing control statements.
Functions must have at least one input argument. They can have more than one input.	Tasks may have zero or more arguments of type input, output, or inout.
Functions always return a single value. They cannot have output or inout arguments.	Tasks do not return with a value, but can pass multiple values through output and inout arguments.

signed by default. If width is specified, it's not signed

~| Nor, ^ XOR, ^~ Xnor. **casex** —> treats all x and z as don't cares (don't check them). **casez** —> treats all z as don't cares.

**Sequential block** —> begin end, **parallel block** —> fork join. **Named Blocks**

**Two Types of UDP:** Combinational and sequential.

## UDP Rules

1. UDP's can take only scalar input terminals (1 bit)
2. UDPs can have only one scalar output (1 bit)
3. The output terminal is declared with keyword **output**. Since sequential UDP's store state the output terminal must be declared **reg**
4. The input terminals are defined with the keyword **input**
5. The state of a sequential UDP can be declared with an **initial** statement (optional) – a 1-bit value is assigned to the output
6. The state table entries can contain 0, 1, or x. z values are passed as x
7. UDP's are declared at the same level as modules. They cannot be defined inside modules...only instantiated just like gate primitives
8. UDP's do not support **input ports**

### Sequential UDPs

- Differ from Combinational UDPs in these ways:
  - The output of a sequential UDP is always declared as a reg
  - An initial statement can be used to initialize the output
  - The format of a state table entry is different
- State Table
  - $output \leq output; output \leq current\_state \leq next\_state$
  - Inputs: can be in terms of input levels or edge transitions
  - Current state: current value of the output register
  - Next state: computed based on inputs and current state and becomes the new value of the output register
  - All possible combinations of inputs must be specified to avoid unknown output
- Types of Sequential UDPs
  - Level-sensitive – sensitive to input levels
  - Edge-sensitive – sensitive to edge transitions

time

## UDP Table Shorthand Symbols

Shorthand Symbols	Meaning	Explanation
?	0, 1, x	Cannot be specified in an output field
b	0, 1	Cannot be specified in an output field
=	No change in state value	Can be specified only in output field of a sequential UDP
r	(01)	Rising edge of signal
f	(10)	Falling edge of signal
g	(01), (0x) or (x1)	Potential rising edge of signal
n	(10), (1x) or (x0)	Potential falling edge of signal
*	(??)	Any value change in signal

ns  
and  
sim.  
is

rounded of to 1 ns increments. **I/O:**

**up to 3 files at most.** \$readmem<b/

h>(file\_name, mem\_name, start\_address, end\_address). \$random(<seed>). Seed is integer, time, or reg. returns a 32-bit signed integer. {\$random()} to generate positives.

**`ifndef <flag>** - compile code between `ifndef and the next `endif only when <flag> is not defined. **`ifdef <flag>** - compile code between `ifdef and the next `endif only when <flag> is defined. **`else** – optional. Specifies path if `ifndef or `ifdef is not taken. Each `ifndef or `ifdef can only have one `else associated with it. **`elsif** – optional. Specifies conditional path if `ifndef or `ifdef is not taken. Each `ifndef or `ifdef any number of `elsif associated with it. **3 kinds of events:** Regular, Non-blocking, Monitor events. **Races:** Read-write, write-write, always-initial.

**Synthesis:** process of converting design expressed in RTL into a netlist of gates. **delay chain:** two or more string consecutive nodes with a single fan-in and fan-out to add delay to a path.

**Use clock switch-ova instead of mux (logic).** **don't use casex and use casez cautiously when synthesizing.** **Design Steps:** structure data path: func. units, identify control points:

status and control signals needed, determine control strategy: FSM, decoders, etc, determine reset strategy: what gets initialized, and structure your code. **Divide and remainder**

**synthesizable of power of 2. constant shifts —> wires only. variable shifts —> multiplexing logic. latches —> transparency problem. ROM —> registers in group must have equally spaced taps that are at least 3 registers apart. Seq UDP types —> Level-sens., Edge-sens.**

ff may not have least 2 levels.

**cores** are slower

**Joint Test Action**

Any Boolean function  $f(w_0, w_1, \dots, w_n)$  can be written as:  
 $f(w_0, w_1, \dots, w_n) = w_0 f(0, w_1, \dots, w_n) + w_1 f(1, w_2, \dots, w_n)$

**Reg Retiming:** regs must have same clk, both async. set and reset, must be at **Retiming** can't change latency. **Soft** and simpler than hardcores. **JTAG —> Group.** TDI, TDO, TCK, TMS, TRST.

Open