**ASIC Design Flow**: Func. Specs., HDL, Synthesis, Floorplanning, place & route, verify in

circuit.

**FPGA**: Func. Specs., HDL, Synthesis, place & route, download and verify.

A Verilog simulator consists of a compiler, user

```
my_bit = bus[152];
my_bit = bus[i];
                                     // selects ith b
my byte = bus[87:80];
my byte = bus[80+:8];
                                     // selects bits
my byte = bus[87-:16];
                                     // selects bits
my_byte = bus[byteNum*8-:8]; // variable part
my_byte = bus[120:127];
                                     // Illegal!
                Port connections when modules
                  are instantiated within other
                                                    driving
                        modules
                                                    into a
                                                    net
                     Ports consist of 2 units:
                                        reg of net
                    1) internal to the module
  driving from a
                    2) external to the module
  reg Of net
                                                  driving
                                                  from'into a
                                                  net
```




interface, and event-based scheduler.

## Design Block, Stimulus Block

Abstractions Levels: Algorithmic, data flow,

gate, switch, RTL.

signed 8 bit: -8sd104. Constant integers are



signed by default. If width is specified, it's not signed

 $\sim$ | Nor,  $^{\land}$  XOR,  $^{\land}\sim$  Xnor. **casex**  $\longrightarrow$  treats all x and z as don't cares (don't check them). **casez**  $\longrightarrow$  treats all z as don't cares.

Sequential block —> begin end, parallel block —> fork join. Named Blocks Two Types of UDP: Combinational and sequential.

time

## **UDP Rules**

- 1. UDP's can take only scalar input terminals (1 bit)
- 2. UDPs can have only one scalar output (1 bit)
- The output terminal is declared with keyword output. Since sequential UDP's store state the output terminal must declared req.
- 4. The input terminals are defined with the keyword input
- The state of a sequential UDP can be declared with an initial statement (optional) – a 1-bit value is assigned to the output
- The state table entries can contain 0, 1, or x. z values are passed
- UDP's are declared at the same level as modules. They cannot be defined inside modules...only instantiated just like gate primitives
- 8. UDP's do not support input ports

## Sequential UDPs

- Differ from Combinational UDPs in these ways:
  - The output of a sequential UDP is always declared as a reg
- The format of a state table entry is different.
- State Table
- simputir simputir, simputir i nouseet stater i neat stater
- Inputs: can be in terms of input levels or edge transitions
- Current state: current value of the output register
   Next state: computed based on inputs and current state and becomes the new value of the output register
- All possible combinations of inputs must be specified to avoid unknown output.
- Types of Sequential UDPs
  - Level-sensitive sensitive to input levels
  - rounded of to 1 ns increments. I/O: up to 3 files at most. \$readmem<b/>b/

UDP has exactly one output. min of 9 in for seq UDP and 10 in for comb UDP. Events: Named, Regular, Event OR Control, Level-Sensitive Control. wait() is used for level-sensitive. Stimulus vectors – provide inputs to the model under test. Reference vectors – provide expected output from the model under test...used to check (either manually or automatically) that the model is performing as expected. `timescale <ref time units>/<time precision>.100ns/1ns means sim. time tick is 100

## **UDP Table Shorthand Symbols**

Shorthand Symbols	Meaning	Explanation
9	0, 1, x	Causet be specified in an output field
ь	0.1	Cannot be specified in an output field
	No change in state value	Can be specified only in output field of a segrential UDP
r	(91)	Rising edge of signal
ſ	(10)	Falling edge of signal
p	(91). (9x)-or (x1)	Potential riving edge of signal
	(10). (1n)-or (n0)	Potential falling edge of signal
	(77)	Any value change in signal

Open

and

sim.

is

h>(file\_name, mem\_name, start\_address, end\_address). \$random(<seed>). Seed is integer, time, or reg. returns a 32-bit signed integer. {\$random()} to generate positives. `ifndef <flag> - compile code between `ifndef and the next `endif only when <flag> is not defined. `ifdef <flag> - compile code between `ifdef and the next `endif only when <flag> is defined. `else - optional. Specifies path if `ifndef or `ifdef is not taken. Each `ifndef or `ifdef can only have one `else associated with it. `elsif - optional. Specifies conditional path if `ifndef or `ifdef is not taken. Each `ifndef or `ifdef any number of `elsif associated with it. 3 kinds of events: Regular, Non-blocking, Monitor events. Races: Read-write, write-write, always-initial.