وَمَا أُوتِيتُمْ مِنَ الْعِلْمِ إِلَّا قَلِيلًا Dr. Hesham Omran

Ain Shams University - Master Micro LLC

Analog IC Design – Cadence and Master Micro Tools Lab 06

Differential Amplifier

Part 1: Differential Amplifier Design

1) We want to design a resistive loaded differential amplifier with the specifications below. **NOTE:** that the bias current is split between two transistors; each transistor gets $ID = 20\mu A$.

Parameter	
Supply (V_{DD})	1.8 <i>V</i>
Bias current (I_{SS})	$40\mu A$
Differential gain	8
CM output level ¹	$V_{DD}/3$
Load capacitance	1pF

- 2) Since the required output level is closer to the ground rail, we will use a PMOS input stage. Assume the PMOS will not be placed in a dedicated well to save the area -Body cannot be connected to floating source-. Assume we will use a simple current mirror for biasing. The design schematic is shown below.
- 3) Choose *RD* to meet the CM output level spec.


$$\checkmark RD = \frac{2*VoCM}{ISS} = \frac{2*.6}{40uA} = 30K\Omega.$$


- 4) The differential amplifier gain is given by $|Av| \approx g_m(RD||r_0)$
- **5)** We will choose *L* to set $ro \gg RD$, $ro = 10 \times RD = 300 \text{K}\Omega$.

$$|A_v| \approx 0.91 \times g_m R_D = 0.91 \times \frac{2I_D}{V^*} \times R_D = \frac{1.82V_{R_D}}{V^*}$$

$$Av = \frac{2*ID*RD}{V*}*.91 = \frac{1.82VRD}{V*} = 8$$
, V*=136.5mV.


6) Assume we will set *VDS* of the tail current source to 300*mV* to allow more output swing. **Report the input pair sizing using SA.**







- 7) Given the above assumption for VDS of the tail current source, calculate the required CM input level.
 - ✓ **V**icm=VDD-|VDS1|-|VGS3|=1.8-.3-.9393=.5607V.
- 8) The tail current source has the following specifications:


Parameter	
Input current	20μΑ
Percent mismatch: $\sigma(I_{out})/I_{out}$	≤ 2%
Compliance voltage	≤ 200 <i>mV</i>
Area	Minimize







- 9) As seen in the plot above, for a given mismatch requirement, the minimum area is achieved at the max V_* . Similarly, for a given area requirement, the minimum mismatch is achieved at the max V_* . That's why current mirrors are commonly biased in strong inversion.
- The plot also shows that at a given V_* (compliance voltage), going for lower mismatch necessitates longer L, which also gives lower λ (higher r_o , although the effect of L on λ is limited at low V_{DS}). However, this comes at the expense of area.
- 11) Given the compliance voltage spec, **report** the above figure with a cursor added to the selected design point.
- 12) Calculate the min and max CM input levels.



ViCMmax= VDD-V*1-|VGS4|=1.8-.2022-.9393=.6587V


VicMmin= VRD+|VGS4|-V*=.6-.9393+.1395=-.1998V


Is the previously selected CM input level in the valid range?

As V_{iCM} =.5607V, so that it is in the valid range.


Part 2: Differential Amplifier Simulation

- 1) Create the schematic of a differential amplifier "lab_06_diff_amp".
- 2) Create a symbol for the diff pair. Edit the symbol to look as shown below in the testbench schematic.






3) Create a new cell for the testbench "lab_06_diff_amp_tb". Create the testbench schematic as shown below.



4) Set the transistor sizing and Vicm as designed in Part 1. Unless otherwise stated, set Vid = 0 (this is the large signal differential input voltage).

1. OP simulation:

Report a snapshot clearly showing the following parameters.





- Check that all transistors operate in saturation.
 - ✓ As VDS>VDSat for all transistors then all transistors in saturation.

2. Diff small signal ccs:

- Use AC magnitude = 1 for the diff source (and AC magnitude = 0 for the CM source).
- Run AC analysis (1Hz:10GHz, logarithmic, 10 points/decade).

Report the Bode plot of small signal diff gain.





Compare the DC diff gain and BW with hand analysis in a table.


Av=.91*gm*RD=7.32V/V =17.3db


$$\text{BW=}\frac{1}{2\pi*.91*RD*(CL+Cgd+Cdb)} = \textbf{5.707MHZ}$$

	Hand Analysis	Simulation
Gain	7.32v/v=17.3db	7.78v/v=17.81db
BW	5.707MHz	5.676MHz

3. CM small signal ccs:

- Use AC magnitude = 1 for the CM source (and AC magnitude = 0 for the diff source).
- Run AC analysis (1Hz:10GHz, logarithmic, 10 points/decade).
- Report the Bode plot of small signal CM gain.






Compare the DC CM gain with hand analysis in a table.

Avcm= $\frac{gm*RD}{1+2gm*ro2}$ =88.33mV/V=-21db.

	Hand Analysis	Simulation
CMgain	88.33mV/V=-21db	63.34mV/V=-23.97db

- Is it smaller than "1"? Why?
 - ✓ Yes it is smaller than 1, as the half circuit in CM ac analysis is Common Source degenerated by large resistance 2*ro2, so that it attenuate the CM signal.

- Justify the variation of Avcm vs frequency.
- As we see the CM gain start drop at the frequency of the output pole but as frequency increases more the capacitances at the coupling node shunting ro2 so that the degeneration decreases so that the CM gain saturate and continue to drop.
- Plot Avd/Avcm in dB. Compare Avd/Avcm @ DC with hand analysis in a table.



```
No. of Data Rows: 1
Doing analysis at TEMP = 27,000000 and TNOM = 27,000000

Note: Starting dynamic gmin stepping
Trying gmin = 1,0000E-03 Note: One successful gmin step
Trying gmin = 1,0000E-04 Note: One successful gmin step
Trying gmin = 1,0000E-05 Note: One successful gmin step
Trying gmin = 1,0000E-06 Note: One successful gmin step
Trying gmin = 1,0000E-07 Note: One successful gmin step
Trying gmin = 1,0000E-08 Note: One successful gmin step
Trying gmin = 1,0000E-08 Note: One successful gmin step
Trying gmin = 1,0000E-10 Note: One successful gmin step
Trying gmin = 1,0000E-11 Note: One successful gmin step
Trying gmin = 1,0000E-12 Note: One successful gmin step
Trying gmin = 1,0000E-12 Note: One successful gmin step
Trying gmin = 1,0000E-12 Note: One successful gmin step
Trying gmin = 1,0000E-12 Note: One successful gmin step
Note: Dynamic gmin stepping completed
Reference value : 1,00000e+00
No. of Data Rows : 31
cmgain = 6,282859e-02 at= 1,00000e+00
diffgain = 7,630202e+00 at= 1,00000e+00
cmrr_val = 1,223997e+02
cmrr_db = 4,175561e+01 at= 1,584893e+00
binary raw file "lab6_ac_CM.raw"
ngspice 1 -> ■
```

✓ CMRR≈1+2*gm*ro2=97.15v/v=39.75db.


	Hand Analysis	Simulation
CMRR	97.15=39.75db	122.4=41.76db


- Justify the variation of Avd/Avcm with frequency.
 - Due to the output pole the Differential gain and CM gain drop by 20db/decade so that CMRR is constant, as frequency increases above output pole frequency CMRR starts to drop due to the zero in the CM

gain as the CP shunting RSS at high frequency so that the degeneration Resistance decreases and CM gain increases.

4. <u>Diff large signal ccs:</u>

- Use dc sweep (not parametric sweep) for Vid = -VDD:10m:VDD.
- Report diff large signal ccs (VODIFF vs VIDIFF). Compare the extreme values with hand analysis in a table.







	Hand Analysis	Simulation
VODIFF_high	Iss*RD=1.2V	1.58
VODIFF_low	-Iss*RD=-1.2V	-1.58

5. CM large signal ccs (GBW vs Vicm):

- We will use parametric sweep on AC analysis to get GBW.
- Report CM large signal ccs (GBW vs VICM). Assume the valid range for Vicm (CMIR) is defined by the condition that Avd is within 90% of the max gain, i.e., 10% drop in gain.
- Find the CM input range (CMIR). Compare with hand analysis in a table.





	Hand Analysis	Simulation
VICMMAX	.6587V	.77V
VICMMIN	1998V	4V