

Analog IC Design – Cadence and Master Micro Tools**Lab 06****Differential Amplifier****Part 1: Differential Amplifier Design**

- 1) We want to design a resistive loaded differential amplifier with the specifications below.

NOTE: that the bias current is split between two transistors; each transistor gets $ID = 20\mu A$.

Parameter	
Supply (V_{DD})	1.8V
Bias current (I_{SS})	40 μA
Differential gain	8
CM output level ¹	$V_{DD}/3$
Load capacitance	1pF

- 2) Since the required output level is closer to the ground rail, we will use a PMOS input stage. Assume the PMOS will not be placed in a dedicated well to save the area -Body cannot be connected to floating source-. Assume we will use a simple current mirror for biasing. The design schematic is shown below.

- 3) Choose R_D to meet the CM output level spec.

$$\checkmark \quad R_D = \frac{2 \cdot V_{oCM}}{I_{SS}} = \frac{2 \cdot 0.6}{40\mu A} = 30K\Omega.$$

- 4) The differential amplifier gain is given by $|A_v| \approx g_m(R_D || r_o)$

- 5) We will choose L to set $r_o \gg R_D$, $r_o = 10 \times R_D = 300K\Omega$.

$$|A_v| \approx 0.91 \times g_m R_D = 0.91 \times \frac{2I_D}{V^*} \times R_D = \frac{1.82V_{RD}}{V^*}$$

$$A_v = \frac{2 \cdot I_D \cdot R_D}{V^*} \cdot 0.91 = \frac{1.82V_{RD}}{V^*} = 8, \quad V^* = 136.5mV.$$

- 6) Assume we will set V_{DS} of the tail current source to 300mV to allow more output swing. **Report the input pair sizing using SA.**

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

► LUT Settings

ID 20u ?

Vstar 136m ?

ro 300k ?

VDS 0.9 ?

VSB .3 ?

Results:

	Name	TT-27.0
1	ID	20u
2	IG	N/A
3	L	350n
4	W	30.79u
5	VGS	939.3m
6	VDS	900m
7	VSB	300m
8	gm/ID	14.33
9	Vstar	139.5m
10	fT	1.094G

Y-Expr: gm/ID*ft ?

Plot Append ?

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

► LUT Settings

ID 20u ?

Vstar 136m ?

ro 300k ?

VDS 0.9 ?

VSB .3 ?

Results:

	Name	TT-27.0
21	VDSAT	121.4m
22	cgg	41.72f
23	cgs	29.49f
24	cgd	4.667f
25	cgb	7.563f
26	cdb	16.82f
27	csb	22.12f
28	cdd	18.12f
29	idnth2	3.344e-24
30	vgnth2	40.69a

Y-Expr: gm/ID*ft ?




Plot Append ?

7) Given the above assumption for V_{DS} of the tail current source, calculate the required CM input level.

✓ $V_{ICM} = V_{DD} - |V_{DS1}| - |V_{GS3}| = 1.8 - .3 - .9393 = .5607V$.

8) The tail current source has the following specifications:

Parameter	
Input current	$20\mu A$
Percent mismatch: $\sigma(I_{out})/I_{out}$	$\leq 2\%$
Compliance voltage	$\leq 200mV$
Area	Minimize



- 9) As seen in the plot above, for a given mismatch requirement, the minimum area is achieved at the max V_* . Similarly, for a given area requirement, the minimum mismatch is achieved at the max V_* . That's why current mirrors are commonly biased in strong inversion.
- 10) The plot also shows that at a given V_* (compliance voltage), going for lower mismatch necessitates longer L , which also gives lower λ (higher r_o , although the effect of L on λ is limited at low V_{DS}). However, this comes at the expense of area.
- 11) Given the compliance voltage spec, **report** the above figure with a cursor added to the selected design point.
- 12) **Calculate** the min and max CM input levels.

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

LUT Settings

ID 20u ?
W 18.05u ?
L 517.9n ?
VDS 0.3 ?
VSB 0 ?

Results:

	Name	TT-27.0
1	ID	20u
2	IG	N/A
3	L	520n
4	W	18.05u
5	VGS	943.4m
6	VDS	300m
7	VSB	0
8	gm/ID	9.893
9	Vstar	202.2m
10	ft	879.8MEG

Y-Expr: gm/ID*ft ?

Plot Append ?

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

LUT Settings

ID 20u ?
W 18.05u ?
L 517.9n ?
VDS 0.3 ?
VSB 0 ?

Results:

	Name	TT-27.0
13	ID/W	1.108
14	gm/W	10.96
15	AREA	9.386p
16	gm	197.9u
17	gmb	88.5u
18	gds	3.229u
19	ro	309.7k
20	VTH	786.4m
21	VDSAT	171.6m
22	cgg	35.79f

Y-Expr: gm/ID*ft ?

Plot Append ?

$$V_{iCMmax} = V_{DD} - V_* - |V_{GS4}| = 1.8 - 0.2022 - 0.9393 = 0.6587V$$



$$V_{iCMmin} = V_{RD} + |V_{GS4}| - V_* = 0.6 + 0.9393 - 1.395 = -0.1998V$$

Is the previously selected CM input level in the valid range?

As $V_{iCM} = 0.5607V$, so that it is in the valid range.


Part 2: Differential Amplifier Simulation

- 1) Create the schematic of a differential amplifier “lab_06_diff_amp”.
- 2) Create a symbol for the diff pair. Edit the symbol to look as shown below in the testbench schematic.



SNAP: 10 GRID: 20 MODE: symbol Stretch: 0 mouse = 1230 750 - selected: 0 path: .
To direct input to this VM, move the mouse pointer inside or press Ctrl+G.

3) Create a new cell for the testbench “lab_06_diff_amp_tb”. Create the testbench schematic as shown below.



4) Set the transistor sizing and Vcm as designed in Part 1. Unless otherwise stated, set Vid = 0 (this is the large signal differential input voltage).

1. OP simulation:

- Report a snapshot clearly showing the following parameters.

```

TB1.spice" -a || sh
No. of Data Rows : 1
BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m,x1,xm4,m0      m,x1,xm2,m0      m,x1,xm3,m0
model      pmos_3p3.13      pmos_3p3.13      pmos_3p3.12
id          2e-05          3.89137e-05      1.94971e-05
gm          0.000205248      0.000394855      0.000286979
gds         1.01384e-06      5.94909e-06      3.14038e-06
vgs         0.941294          0.941294          0.938081
vth         0.79065          0.78911          0.873291
vds         0.941292          0.301915          0.913168
vdsat       0.166194          0.167335          0.117943

BSIM4v5: Berkeley Short Channel IGFET Model-4
device      m,x1,xm1,m0
model      pmos_3p3.12
id          1.94166e-05
gm          0.000286137
gds         3.12739e-06
vgs         0.938081
vth         0.873575
vds         0.915581
vdsat       0.117756


ngspice 1 ->

```

- Check that all transistors operate in saturation.
 - ✓ As $V_{DS} > V_{DSat}$ for all transistors then all transistors in saturation.

2. Diff small signal ccs:

- Use AC magnitude = 1 for the diff source (and AC magnitude = 0 for the CM source).
- Run AC analysis (1Hz:10GHz, logarithmic, 10 points/decade).
- Report the Bode plot of small signal diff gain.



```
TB1.spice" -a || sh
Reference value : 0.000000e+00
No. of Data Rows : 1
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

Note: Starting dynamic gmin stepping
Trying gmin = 1.0000E-03 Note: One successful gmin step
Trying gmin = 1.0000E-04 Note: One successful gmin step
Trying gmin = 1.0000E-05 Note: One successful gmin step
Trying gmin = 1.0000E-06 Note: One successful gmin step
Trying gmin = 1.0000E-07 Note: One successful gmin step
Trying gmin = 1.0000E-08 Note: One successful gmin step
Trying gmin = 1.0000E-09 Note: One successful gmin step
Trying gmin = 1.0000E-10 Note: One successful gmin step
Trying gmin = 1.0000E-11 Note: One successful gmin step
Trying gmin = 1.0000E-12 Note: One successful gmin step
Trying gmin = 1.0000E-12 Note: One successful gmin step
Note: Dynamic gmin stepping completed

No. of Data Rows : 101
gain      = 7.775704e+00 at= 1.000000e+00
bw        = 5.675725e+06
gain_db   = 1.781479e+01 at= 1.000000e+00
binary raw file "lab6_ac.raw"
ngspice 1 -> █
```

- Compare the DC diff gain and BW with hand analysis in a table.


$$A_v = .91 * g_m * R_D = 7.32V/V = 17.3db$$

$$BW = \frac{1}{2\pi * .91 * R_D * (C_L + C_{gd} + C_{db})} = 5.707MHz$$

	Hand Analysis	Simulation
Gain	7.32v/v=17.3db	7.78v/v=17.81db
BW	5.707MHz	5.676MHz

3. CM small signal ccs:

- Use AC magnitude = 1 for the CM source (and AC magnitude = 0 for the diff source).
- Run AC analysis (1Hz:10GHz, logarithmic, 10 points/decade).
- Report the Bode plot of small signal CM gain.



```

TB1.spice" -a || sh
** Copyright 1985-1994, Regents of the University of California.
** Copyright 2001-2022, The ngspice team.
** Please get your ngspice manual from http://ngspice.sourceforge.net/docs.html
** Please file your bug-reports at http://ngspice.sourceforge.net/bugrep.html
** Creation Date: Mon Feb  6 05:26:21 UTC 2023
*****

Note: No compatibility mode selected!

Circuit: ** sch_path: /home/tare/desktop/p1/lab_06/tb1.sch
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

Reference value : 0.000000e+00
No. of Data Rows : 1
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

No. of Data Rows : 101
cmgain      = 6.334246e-02 at= 1.000000e+00
cmgain_db   = -2.396610e+01 at= 1.000000e+00
binary raw file "lab6_ac.raw"
ngspice 1 ->
  
```


- Compare the DC CM gain with hand analysis in a table.

$$A_{vcm} = \frac{g_m \cdot R_D}{1 + 2g_m \cdot r_{o2}} = 88.33 \text{ mV/V} = -21 \text{ dB}$$

	Hand Analysis	Simulation
CMgain	88.33mV/V=-21db	63.34mV/V=-23.97db

- Is it smaller than “1”? Why?
 - ✓ Yes it is smaller than 1 , as the half circuit in CM ac analysis is Common Source degenerated by large resistance $2 \cdot r_{o2}$, so that it attenuate the CM signal.

- Justify the variation of A_{vcm} vs frequency.
 - ✓ As we see the CM gain start drop at the frequency of the output pole but as frequency increases more the capacitances at the coupling node shunting r_{o2} so that the degeneration decreases so that the CM gain saturate and continue to drop .
- Plot A_{vd}/A_{vcm} in dB. Compare A_{vd}/A_{vcm} @ DC with hand analysis in a table.



```

TB1.spice" -a || sh
No. of Data Rows : 1
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

Note: Starting dynamic gmin stepping
Trying gmin = 1.0000E-03 Note: One successful gmin step
Trying gmin = 1.0000E-04 Note: One successful gmin step
Trying gmin = 1.0000E-05 Note: One successful gmin step
Trying gmin = 1.0000E-06 Note: One successful gmin step
Trying gmin = 1.0000E-07 Note: One successful gmin step
Trying gmin = 1.0000E-08 Note: One successful gmin step
Trying gmin = 1.0000E-09 Note: One successful gmin step
Trying gmin = 1.0000E-10 Note: One successful gmin step
Trying gmin = 1.0000E-11 Note: One successful gmin step
Trying gmin = 1.0000E-12 Note: One successful gmin step
Trying gmin = 1.0000E-12 Note: One successful gmin step
Note: Dynamic gmin stepping completed
Reference value : 1.000000e+00
No. of Data Rows : 91
cmgain      = 6.282859e-02 at= 1.000000e+00
diffgain    = 7.630202e+00 at= 1.000000e+00
cmrr_val    = 1.223997e+02
cmrr_db     = 4.175561e+01 at= 1.584893e+00
binary raw file "lab6_ac_CM.raw"
ngspice 1 ->
  
```

✓ $CMRR \approx 1 + 2 \cdot g_m \cdot r_{o2} = 97.15 \text{ V/V} = 39.75 \text{ dB}$.


	Hand Analysis	Simulation
CMRR	97.15=39.75db	122.4=41.76db

- Justify the variation of A_{vd}/A_{vcm} with frequency.
 - ✓ Due to the output pole the Differential gain and CM gain drop by 20db/decade so that CMRR is constant , as frequency increases above output pole frequency CMRR starts to drop due to the zero in the CM

gain as the CP shunting RSS at high frequency so that the degeneration Resistance decreases and CM gain increases.

4. Diff large signal ccs:

- Use dc sweep (not parametric sweep) for $V_{id} = -V_{DD}:10m:V_{DD}$.
- Report diff large signal ccs (VODIFF vs VIDIFF). Compare the extreme values with hand analysis in a table.



```
TB2.spice" -a || sh

*****
** ngspice-39 : Circuit level simulation program
** The U. C. Berkeley CAD Group
** Copyright 1985-1994, Regents of the University of California.
** Copyright 2001-2022, The ngspice team.
** Please get your ngspice manual from http://ngspice.sourceforge.net/docs.html
** Please file your bug-reports at http://ngspice.sourceforge.net/bugrep.html
** Creation Date: Mon Feb 6 05:26:21 UTC 2023
*****

Note: No compatibility mode selected!

Circuit: ** sch_path: /home/tare/desktop/p1/lab_06/tb2.sch


Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

No. of Data Rows : 37
vdiff_real_max    = 1.157985e+00 at= 1.700000e+00
vdiff_real_min    = -1.158134e+00 at= -1.800000e+00
binary raw file "lab61_ID.raw"
ngspice 1 -> |
```

	Hand Analysis	Simulation
VODIFF_high	$I_{ss} \cdot R_D = 1.2V$	1.58
VODIFF_low	$-I_{ss} \cdot R_D = -1.2V$	-1.58

5. CM large signal ccs (GBW vs Vicm):

- We will use parametric sweep on AC analysis to get GBW.
- Report CM large signal ccs (GBW vs VICM). Assume the valid range for Vicm (CMIR) is defined by the condition that A_{vd} is within 90% of the max gain, i.e., 10% drop in gain.
- Find the CM input range (CMIR). Compare with hand analysis in a table.



```
TB2.spice" -a || sh
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

No. of Data Rows : 111
diffgain      = 3.416536e-08 at= 1.000000e+00
f3db          = 8.093062e+03
binary raw file "Lab6_param.raw"
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

No. of Data Rows : 111
diffgain      = 2.607076e-08 at= 1.000000e+00
f3db          = 7.040622e+03
binary raw file "Lab6_param.raw"
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

Reference value : 1.000000e+00
No. of Data Rows : 111
diffgain      = 1.989301e-08 at= 1.000000e+00
f3db          = 6.180621e+03
binary raw file "Lab6_param.raw"
vicmmax = 7.700000e-01
vicmmin = -4.000000e-01
ngspice 1 -> |
```

	Hand Analysis	Simulation
VICMMAX	.6587V	.77V
VICMMIN	-.1998V	-.4V