# SPI Slave with Single Port RAM Project\_2

Name: Ahmed Nour
Email: ahmedmohamednoour@gmail.com

# **Table of Contents**

1. RTL code		3
1. TOP_Module		3
2. SPI_MODULE 3. RAM_MODULE 2. Testbench code		4
		7
		9
3. De	Oo file	11
4. QuestaSim Snippets		12
1.	Messages Snippet	12
2.	Waveform Snippet	12
5. C	Constraint File	13
6. Elaboration		14
1.	Message tab	14
2.	Schematic	14
7. Synthesis		15
1.	Message Tab	15
2.	Utilization report	15
3.	Timing report	15
4.	Schematic	16
5.	Netlist	17
8. Implementation		18
1. ]	Message Tab	18
2.	Utilization report	18
3.	Timing report	18
4.	Device	19
5.	Bitstream	19
9. Linting		20
1.	Lint snippet	20
2.	Lint Schematic	20
10. Comment		21

# 1. RTL code

#### 1. TOP Module

```
module SPI_SLAVE_WITH_SINGLE_PORT_RAM (MISO, MOSI, clk, rst_n, SS_n);
     input MOSI ;
     input clk ;
     input SS_n ;
     input rst_n;
     output MISO;
     wire [9:0] RAM_IN ;
     wire [7:0] RAM_OUT ;
           rx_valid ;
tx_valid ;
     wire
     wire
     .MISO(MISO), .tx_data(RAM_OUT), .rx_valid(rx_valid), .rx_data(RAM_IN));
     SINGLE_PORT_RAM RAM1 (.clk(clk), .rst_n(rst_n), .din(RAM_IN),
                       .rx_valid(rx_valid), .dout(RAM_OUT), .tx_valid(tx_valid));
42 endmodule
```

#### 2. SPI MODULE

```
1 module SPI_Slave (clk, rst_n, SS_n, tx_valid, MOSI, MISO, tx_data, rx_valid, rx_data);
5 parameter IDLE_STATE = 3'b000;
6 parameter CMD_CHECK = 3'b001;
7 parameter WRITE_MODE = 3'b010;
8 parameter READ_ADDRESS = 3'b011;
9 parameter READ_DATA = 3'b100;
11 // Input Ports
13 input clk;
14 input rst_n;
15 input SS_n;
16 input tx_valid;
17 input MOSI;
17 input
18 input [7:0] tx_data ;
22 output MISO;
23 output reg rx_valid;
24 output reg [9:0] rx_data ;
28 reg [2:0] CS
29 reg [2:0] NS
30 reg read_flag ;
31 reg [3:0] counter
```

```
1 /*==========*/
2 // State Transition
3 /*==============*/
4 always @(posedge clk or negedge rst_n) begin
5    if (!rst_n)
6         CS <= IDLE_STATE;
7    else
8         CS <= NS;
9 end</pre>
```

```
always @(*) begin
    case (CS)
        IDLE_STATE: begin
            if (!SS_n)
                NS = CMD_CHECK;
                NS = IDLE_STATE;
        end
        CMD_CHECK: begin
            if (SS_n)
                NS = IDLE_STATE;
            else if (MOSI == 0)
                NS = WRITE_MODE;
            else if (MOSI == 1 && !read_flag)
                NS = READ_ADDRESS;
                NS = READ_DATA;
        end
        WRITE_MODE: begin
            if (SS_n)
                NS = IDLE_STATE;
                NS = WRITE_MODE;
        end
        READ_ADDRESS: begin
            if (SS_n)
                NS = IDLE_STATE;
            else
                NS = READ_ADDRESS;
        end
        READ_DATA: begin
            if (SS_n)
                NS = IDLE_STATE;
            else
                NS = READ_DATA;
        default: NS = IDLE_STATE;
    endcase
```

```
always @(posedge clk or negedge rst_n) begin
       if (!rst_n) begin
            rx_data <= 10'b0;
            rx_valid <= 1'b0;
            counter <= 4'b0;
            read_flag <= 1'b0;</pre>
       end
       else begin
            if (!SS_n) begin
                rx_valid <= 1'b0;</pre>
                if (CS == WRITE_MODE || CS == READ_ADDRESS) begin
                    rx_data <= {rx_data[8:0], MOSI};</pre>
                    if (counter == 9) begin
                        rx_valid <= 1'b1;</pre>
                         counter <= 4'b0;
                         if (CS == READ_ADDRESS)
                             read_flag <= 1'b1;</pre>
                    else begin
                         counter <= counter + 1;</pre>
                end
                else if (CS == READ_DATA) begin
                    if (!tx_valid) begin
                         rx_data <= {rx_data[8:0], MOSI};</pre>
                         if (counter == 9) begin
                             rx_valid <= 1'b1;</pre>
                             counter <= 4'b0;
                         end
                         else begin
                             counter <= counter + 1;</pre>
                    end
                    else begin
                         if (counter > 7) begin
                             counter <= 4'b0;
                             read_flag <= 1'b0;</pre>
                         else begin
                             counter <= counter + 1;</pre>
                    end
            end
            else begin
                rx_valid <= 1'b0;
54 assign MISO = (tx_valid && CS == READ_DATA) ? tx_data[8 - counter] : 0;
56 endmodule
```

. .

#### 3. RAM MODULE

```
1 module SINGLE_PORT_RAM (din,rx_valid,clk,rst_n,dout,tx_valid);
3 // Input Ports
5 input [9:0] din;
6 input clk;
7 input rst_n;
8 input rx_valid;
11 // Output Ports
13 output reg [7:0] dout;
14 output reg tx valid;
17 // Parameters
19 parameter MEM_DEPTH = 256;
20 parameter WIDTH = 8;
23 // Internal Registers
25 reg [WIDTH-1:0] WRITE;
26 reg [WIDTH-1:0] READ;
27 reg [7:0] mem [0:MEM_DEPTH-1];
```

```
2 // Sequential Logic
4 always @(posedge clk) begin
        if (!rst_n) begin
            dout <= 8'd0;
            tx_valid <= 1'b0;</pre>
            WRITE <= 0;
            READ <= 0;
        end
11
        else begin
            if (rx_valid) begin
                 case (din[9:8])
                     2'b00: begin
                          WRITE <= din[7:0];</pre>
                          tx_valid <= 0;</pre>
                     end
                     2'b01: begin
                          mem[WRITE] <= din[7:0];</pre>
                          tx_valid <= 0;</pre>
                     end
                     2'b10: begin
                          READ <= din[7:0];</pre>
                          tx_valid <= 0;</pre>
                     end
                     2'b11: begin
                          dout <= mem[READ];</pre>
                          tx_valid <= 1;</pre>
                     end
                 endcase
            end
        end
37 end
39 endmodule
```

## 2. Testbench code

```
1 module SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb();
5 reg mosi_tb;
6 reg clk_tb;
  reg ss_n_tb;
8 reg rst_n_tb;
10 wire miso_tb;
12 integer i;
17 SPI_SLAVE_WITH_SINGLE_PORT_RAM DUT (.MISO(miso_tb), .MOSI(mosi_tb), .clk(clk_tb),
                                    .rst_n(rst_n_tb), .SS_n(ss_n_tb));
21 // Clock Generation
23 initial begin
    clk_tb = 0;
       forever #1 clk_tb = ~clk_tb;
26 end
30 initial begin
    $readmemh("mem.dat", DUT.RAM1.mem);
     for (i = 0; i < 256; i = i + 1)
        DUT.RAM1.mem[i] <= 8'd0;</pre>
     rst_n_tb = 0;
      mosi_tb = 1;
      ss_n_tb = 1;
      @(negedge clk_tb);@(negedge clk_tb);
```

```
• • •
       rst_n_tb = 1; @(negedge clk_tb);
       ss_n_tb = 0;
@(negedge clk_tb); @(negedge clk_tb);
       mosi_tb = 0; @(negedge clk_tb); mosi_tb = 0; @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb);
mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb);
mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb);
       @(negedge clk_tb);
        @(negedge clk_tb);
       @(negedge clk_tb); @(negedge clk_tb);
       mosi_tb = 0; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 0; @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 0; @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 0; @(negedge clk_tb);
        mosi_tb = 1; @(negedge clk_tb); mosi_tb = 0; @(negedge clk_tb);
       ss_n_tb = 1;
       @(negedge clk_tb);
       @(negedge clk_tb);
       ss_n_tb = 0;
       @(negedge clk_tb); @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 0; @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb);
       ss n tb = 1;
       @(negedge clk_tb);
       @(negedge clk tb);
       ss_n_t = 0;
       @(negedge clk_tb); @(negedge clk_tb);
       mosi_tb = 1; @(negedge clk_tb); mosi_tb = 1; @(negedge clk_tb);
       @(negedge clk_tb);
       repeat (16)begin
       @(negedge clk_tb);
       @(negedge clk_tb);
        $display("Test Done");
```

## 3. Do file


```
vlib work
vlog SPI_Slave.v SINGLE_PORT_RAM.v SPI_SLAVE_WITH_SINGLE_PORT_RAM.v SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb.v
vsim -voptargs=+acc work.SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb
add wave -position insertpoint \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/ss_n_tb \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/rst_n_tb \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/mosi_tb \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/miso_tb \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/clk_tb
add wave -position insertpoint \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/DUT/RAM1/mem \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/DUT/RAM1/dout \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/DUT/RAM1/din
add wave -position insertpoint \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/DUT/SPI1/tx_valid \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/DUT/SPI1/tx_data \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/DUT/SPI1/rx_valid \
    sim:/SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb/DUT/SPI1/rx_data
#quit -sim
```

# 4. QuestaSim Snippets

#### 1. Messages Snippet

```
# Top level modules:
# SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb
# End time: 17:19:51 on Aug 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="4ecc" work.SPI_SLAVE_WITH_SINGLE_PORT_RAM_tb
# Start time: 17:19:51 on Aug 20,2025
# *** Note: (vsim=3812) Design is being optimized...
# ** Note: (vsim=3812) Design is being optimized...
# the total content of the total second content
```

#### 2. Waveform Snippet



#### 5. Constraint File

```
### SPI configuration mode options for (SPI boot, can be used for all designs set_property BITSREAM.GRHEAL.COMPRESS TRUE [current_design]

### set_property CONFIG_MODE SPIx4 [current_design]

### set_property CONFIG_MODE SPIx4 [current_design]

### set_property ALL_PRODE_SAME_PU true [get_debug_cores u_ila_0]

### set_property ALL_PRODE_SAME_PU_CNI 1 [get_debug_cores u_ila_0]

### set_property ALL_PRODE_SAME_PU_CNI 1 [get_debug_cores u_ila_0]

### set_property_CNI_ALL_PRODE_SAME_PU_CNI 1 [get_debug_cores u_ila_0]


### set_property_CNI_ALL_PRODE_SAME_PU_CNI_ALL_PRODE_SAME_PU_CNI_ALL_PRODE_SAME_PU_CNI_ALL_PRODE_SAME_PU_CNI_ALL_PRODE_SAME_PU_CNI_ALL_PRODE_SAME_PU_CNI_ALL_P
```


# 6. Elaboration


# 1. Message tab



#### 2. Schematic









# 7. Synthesis


#### 1. Message Tab




#### 2. Utilization report





#### 3. Timing report



#### 4. Schematic








#### 5. Netlist

```
timescale 1 ps / 1 ps
16 \, \, {\small \smile} \, \, {\small \textbf{module}} \, \, \, {\small \textbf{SINGLE\_PORT\_RAM}}
           (tx_valid,
            MISO_OBUF,
            CLK,
rst_n_IBUF,
\rx_data_reg[8],
             rst_n,
             tx_valid_reg_0,
             out,
             \counter_reg[1] ,
\counter_reg[1]_0 ,
            E,
rx_valid_reg);
valid:
          output tx_valid;
         output MISO_OBUF;
          input CLK;
          input rst_n_IBUF;
          input \rx_data_reg[8];
          input rst_n;
         input rst_n;
input [7:0]Q;
input [0:0]WEA;
input tx_valid_reg_0;
input [0:0]out;
```

```
. INIT(64'h00000000AAAAAA20))
            rx_valid_i_1
               (.I0(rx_valid2_in),
.I1(tx_valid),
                . I3(\FSM_onehot_CS_reg_n_0_[3] ), . I4(\FSM_onehot_CS_reg_n_0_[2] ),
         .15(SS_n_IBUF),
.0(rx_valid_i_1_n_0));
(* SOFT_HLUTNM = "soft_lutpair1" *)
         LUT4 #(
            .INIT(16'h1000))
            rx_valid_i_2
               (.I0(Q[1]),
.I1(\counter_reg_n_0_[2]),
                 .I2(Q[0]),
                 . I3(counter1),
                 .O(rx_valid2_in));
         FDCE #(
           rx_valid_reg
                 .CE(\<const1> ),
                 .CLR(\rx_data_reg[0]_0 ),
.D(rx_valid_i_1_n_0),
         .Q(rx_valid));
(* SOFT_HLUTNM = "soft_lutpair0" *)
         LUT5 #(
           . INIT(32'hE2220000))
           tx_valid_i_1
(.I0(tx_valid),
                 . I1(rx_valid),
                 . I2(RAM_IN[9]),
                 . I3(RAM_IN[8]),
                 . I4(rst_n_IBUF),
                 .O(tx_valid_reg));
904 endmodule
```

# 8. Implementation


#### 1. Message Tab




## 2. Utilization report




## 3. Timing report



#### 4. Device




#### 5. Bitstream




# 9. Linting

# 1. Lint snippet



#### 2. Lint Schematic




# 10. Comment

#### Gray encoding:



# One\_hot encoding:



So, in terms of the highest frequency possible it would be gray encoding.