

Electronics and Communication Engineering Department Digital Logic Design course (EEC242) Fall 2022 - 2023

Digital Clock

| | الاسم |
|----------|--------------------------------|
| 20010038 | أحمد أسامة محمد عفيفي محمد |
| 20010124 | أحمد عبد الحكيم عبد السلام علي |
| 20011488 | محمد أشرف السيد محمو د |
| 20011922 | مصطفي خالد خميس |
| 20011950 | مصطفى محمد عبد العظيم حسنين |
| 20010634 | ز باد عزت سلیمان محمد |

Steps of digital clock mechanism

The entity declarations

1. Inputs to the clock is the:

[clock---- initial value of second--- initial value of minutes -----initial value of hours] from the type of integer with initial
value=0 and specific range [0:60] or [0:24]

2. Outputs to the clock is the:

[final value of second--- final value of minutes ----- final value of hours] from the type of integer with initial value=0 and specific range [0:60] or [0:24]

3. Buffer:

[set option of the clock] from the type standard logic

```
library IEEE;
 1
      use IEEE STD_LOGIC_1164.ALL;
 2
 3
    ⊟entity DigitalClock is
 4
 5
         port(sec : out
                             integer range 0 to 60
             min
 6
                             integer range 0 to 60
                    : out
                             integer range 0 to 24 := 0;
             hrs
                 : out
 8
             inSec : in
                             integer range 0 to 60 := 0;
             inMin : in
                             integer range 0 to 60
             inHrs : in    integer range 0 to
clk : in    std_logic := '0';
                             integer range 0 to 24
10
11
12
             set : buffer std_logic := '0');
      end DigitalClock;
13
1.4
```

The architecture body

Signals

- 1. Counter seconds: a temporary variable to store the changeable values of the seconds.
- Counter minutes: a temporary variable to store the changeable values of the minutes
- Counter hours: a temporary variable to store the changeable values of the hours.

```
Farchitecture Behavioural of DigitalClock is
signal counterSec : integer range 0 to 60 := 0;
signal counterMin : integer range 0 to 60 := 0;
signal counterHrs : integer range 0 to 24 := 0;
Process

/. The effecting variables on the process are [clock, set]
Declaring 3 inner variables will be stored in the signals:
1)inner counter sec
2)inner counter min
3)inner counter

]begin
```

II. The If conditions

process(clk, set)

variable innercountSec : integer range 0 to 60 := 0; variable innercountMin : integer range 0 to 60 := 0; variable innercountHrs : integer range 0 to 24 := 0;

detecting the set condition of the clock

reform the inputs to the valid range

digital sequence of the clock

```
• First stage
```

- second stage
- else if (clock event and clock) =1
 - 1)settling the inputs value to the range
 - a) If initial value of second>60

initial value of second= initial value of second -60.

Counter seconds = initial value of second

Counter minutes= initial value of minutes+1

```
if inSec >= 60 then
  innercountSec := inSec - 60;
  innercountMin := inMin + 1;
end if;
```

b) If initial value of minutes>60

initial value of minutes= initial value of minutes -60.

Counter minutes= initial value of minutes -60

Counter hours= initial value of hours+1

initial value of hours= initial value of hours - 60

```
if innercountHrs >= 24 then
  innercountHrs := innercountHrs - 24;
end if;
```

Then set the counter signals to the values of the variables and reset the set buffer to '0'

```
counterSec <= innercountSec;
counterMin <= innercountMin;
counterHrs <= innercountHrs;
set <= '0':</pre>
```

- Third stage
- Increment seconds by 1
- > if Counter seconds ≥ 59
 - I. Counter minutes = Counter minutes + 1
- II. Counter seconds = 0

```
elsif clk 'event and clk = '1' then
  counterSec <= counterSec + 1;
  if counterSec >= 59 then
     counterMin <= counterMin + 1;
  counterSec <= 0;</pre>
```

- > if Counter minutes ≥ 59
 - I. Counter hours = counter hours + 1
- II. Counter minutes = 0

```
if counterMin >= 59 then
  counterHrs <= counterHrs + 1;
  counterMin <= 0;</pre>
```

- > if Counter hours ≥ 23
 - I. Counter hours=0
- II. Counter minutes=0
- III. Counter seconds=0

```
if counterHrs >= 23 then
  counterHrs <= 0;
  counterMin <= 0;
  counterSec <= 0;</pre>
```

The result


final value of second= Counter seconds

final value of minutes= Counter minutes

final value of hours= Counter hours


```
sec <= counterSec;
min <= counterMin;
hrs <= counterHrs;
end Behavioural;</pre>
```

The flowchart




The code

```
library IEEE;
 2
        use IEEE.STD_LOGIC_1164.ALL;
 3
      □ entity DigitalClock is
 4
                                                                           ο;
 5
      port(sec
                             out
                                     integer range 0 to 60
                                                                      :=
                                     integer range 0 to 60 integer range 0 to 24
 6
                                                                      :=
                              out
 7
                  hrs
                              out
                                                                      :=
                                                                           0;
                                     integer range 0 to 60
 8
                  inSec
                              in
                                                                      :=
 9
                  inMin
                             in
                                     integer range 0 to 60
                              in integer range 0 to 24
in std_logic := '0';
buffer std_logic := '0');
10
                  inHrs
                             in
11
                  c1k
                          :
12
                  set
       end DigitalClock;
13
14
15
      □ architecture Behavioural of DigitalClock is
      signal counterSec : integer range 0 to 60 := 0;
signal counterMin : integer range 0 to 60 := 0;
signal counterHrs : integer range 0 to 24 := 0;
16
17
18
19
      □ begin
            process(clk, set)
20
21
            variable innercountSec : integer range 0 to 60 := 0;
            variable innercountMin : integer range 0 to 60 := 0;
variable innercountHrs : integer range 0 to 24 := 0;
22
23
24
            begin
25
      ፅ
                   (set = '1') then
26
                   innercountSec := inSec;
27
                   innercountMin := inMin;
28
                   innercountHrs := inHrs;
                   if inSec >= 60 then
29
      ፅ
30
                       innercountSec := inSec - 60;
31
                       innercountMin := inMin + 1;
32
                   end if;
      ൎ
33
                   if innercountMin >= 60 then
34
                       innercountMin := innercountMin - 60;
                       innercountHrs := inHrs + 1;
35
                   end if:
36
                   if innercountHrs >= 24 then
37
      ፅ
38
                       innercountHrs := innercountHrs - 24;
                   end if;
39
40
                   counterSec <= innercountSec:
41
                   counterMin <= innercountMin;
42
                   counterHrs <= innercountHrs;
                   set <= '0';
43
               elsif clk 'event and clk = '1' then
      Ė
44
45
                   counterSec <= counterSec + 1;
      ᆸ
                   if counterSec >= 59 then
46
47
                       counterMin <= counterMin + 1;
48
                       counterSec <= 0;
49
                       if counterMin >= 59 then
      50
                          counterHrs <= counterHrs + 1;
51
                          counterMin <= 0;
52
      ൎ
                          if counterHrs >= 23 then
                              counterHrs <= 0;
53
                              counterMin <= 0;
54
55
                              counterSec <= 0;
                          end if:
56
                       end if;
57
58
                   end if;
59
               end if:
60
            end process;
61
            sec <= counterSec;</pre>
62
            min <= counterMin;
           hrs <= counterHrs;
63
64
        end Behavioural:
```




The screens of the results


• The set ='1'




The seconds count




The minutes count




• The hours count



• The transition from seconds to minutes



• The transition from minutes to hours



• Resetting the clock after hour=24

