

Silicon N-Channel Junction FET

Description

The 2SK152 is the first device to reach such a high "Figure of merit" level. Because it uses the latest Epitaxy and Pattern technology.

Head amplifiers Video Cameras VTRs etc. perform very efficiently.

Features


- High figure of merit
 $V_{DS} = 5V$ | $|Y_{fs}|/C_{iss}$ 3.5 (Typ.)
 $I_D = 10mA$
- High $|Y_{fs}|$
 $V_{DS} = 5V$ | $|Y_{fs}|$ 30mS (Typ.)
 $V_{GS} = 0V$
- Low input capacitance
 C_{iss} 8pF (Typ.)

Structure

Silicon N-Channel junction FET.

Package Outline

Unit: mm



Absolute Maximum Ratings ($T_a = 25^\circ C$)

• Drain to gate voltage	V_{DGO}	15	V
• Source to gate voltage	V_{SGO}	15	V
• Drain current	I_D	50	mA
• Gate current	I_G	5	mA
• Junction temperature	T_j	100	$^\circ C$
• Storage temperature	T_{stg}	- 50 to + 120	$^\circ C$
• Allowable power dissipation	P_D	300	mW

Electrical Characteristics

 $T_a = 25^\circ\text{C}$


Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Drain to gate voltage	V_{DGO}	$I_G = 10\mu\text{A}$	15			V
Source to gate voltage	V_{SGO}	$I_G = 10\mu\text{A}$	15			V
Gate cutoff current	I_{GSS}	$V_{GS} = -7\text{V}, V_{DS} = 0\text{V}$			-2	nA
Drain current	I_{DSS}	$V_{DS} = 5\text{V}, V_{GS} = 0\text{V}$	9.5		42	mA*
Gate to source cutoff voltage	$V_{GS(OFF)}$	$V_{DS} = 5\text{V}, I_D = 100\mu\text{A}$	-0.55		-2.0	V
Forward transfer admittance	$ Y_{fs} $	$V_{DS} = 5\text{V}, V_{GS} = 0\text{V}, f = 1\text{kHz}$	21	30		mS
Input capacitance	C_{iss}	$V_{DS} = 5\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$		8	9	pF

*Note) Drain current detail specification as follows.

Classification

Rank	$I_{DSS}(\text{mA})$ $V_{DS} = 5\text{V}$ $V_{GS} = 0\text{V}$
1	9.5 to 14.8
2	13.4 to 21.0
3	19.0 to 30.2
4	27.4 to 42.0

Mark




Standard Circuit Design Data

 $T_a = 25^\circ\text{C}$


Item	Symbol	Condition	Typ.	Unit
Forward transfer admittance	$ Y_{fs} $	$V_{DS} = 5\text{V}, I_D = 10\text{mA}, f = 1\text{kHz}$	25	mS
Input capacitance	C_{iss}	$V_{DS} = 5\text{V}, I_D = 10\text{mA}, f = 1\text{MHz}$	7.2	pF
Gate cutoff current	I_G	$V_{DG} = 5\text{V}, I_D = 10\text{mA}$	40	pA
Input resistance	r_{is}	$V_{DS} = 5\text{V}, I_D = 10\text{mA}, f = 100\text{MHz}$	3.5	k Ω
Input capacitance	C_{is}		7.2	pF
Output resistance	r_{os}		3	k Ω
Output capacitance	C_{os}		2.5	pF
Power gain	PG	$V_{DS} = 5\text{V}, I_D = 10\text{mA}, f = 100\text{MHz}$	15	dB
Noise figure	NF		1.8	dB
Equivalent input noise voltage	\bar{e}_n	$V_{DS} = 5\text{V}, I_D = 10\text{mA}$ $f = 1\text{kHz}, R_g = 0\Omega$	1.2	nV/ $\sqrt{\text{Hz}}$
Reverse transfer capacitance	C_{rss}	$V_{DS} = 5\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$	2.0	pF

100 MHz PG, NF Test Circuit




L1 $\phi 0.45\text{mm}$ Polyurethane Wire $\phi 3\text{mm}$ 10.5t
 L2 $\phi 0.45\text{mm}$ Polyurethane Wire $\phi 3\text{mm}$ 5.5t
 L3 $\phi 0.45\text{mm}$ Polyurethane Wire $\phi 3\text{mm}$ 5.5t


Drain current vs.
Drain to source voltage




Drain current vs.
Gate to source voltage




Drain current vs.
Ambient temperature




Transfer characteristics vs.
Ambient temperature




Drain current temperature coefficient
vs. Drain current




Drain current temperature coefficient vs.
Gate cutoff voltage




Forward transfer admittance vs. Drain current




Gate cutoff current vs. Bias voltage




IG Test Circuit






Forward transfer admittance vs. Zerogate voltage drain current




Gate to source cutoff voltage vs. Zerogate voltage drain current







Input capacitance vs.
Gate to source voltage




Input capacitance vs.
Drain to source voltage




Input admittance vs. Frequency



Output admittance vs. Frequency



Forward transfer admittance vs.
Frequency



Reverse transfer admittance vs.
Frequency

