


How to use Vivado IDE

1. Running the Vivado IDE.....	2
2. Creating the project.....	2
3. Setting project parameters	3
4. Creating new source file.....	4
5. Project synthesis.....	5
6. Looking at the device schematics after synthesis.....	6
7. Project implementation (place&route)	7
8. Bitstream generation	7
9. Looking at the device schematics after implementation	7
10. Checking the number of used resources.....	7
11. Programming the FPGA with bitstream.....	8
12. Simulation	8
13. IP-cores instantiation.....	10

1. Running the Vivado IDE

Menu Run => Xilinx Design Tools => Vivado 20xx => Vivado 20xx




2. Creating the project

Creating the project: **Create Project**.


Project type choose to be **RTL Project**.

Always press **Next** up to window where FPGA type specification.




3. Setting project parameters

The type of FPGA, which is used in Basys 3 board, is: Xilinx XC7a35t CPG236



4. Creating new source file


Creating new source file for RTL inside the project: **Flow Navigator** (to the left side of IDE)=> **Add Sources**.



Specify:

- **Add or create design sources** to add or create VHDL/Verilog files;
- **Add or create constraints** to add or create *.xdc files with constraints description (mainly – FPGA pins connections to entity ports);
- **Add or create simulation sources** to add or create the source files, which are used only in simulation.

Further press **Create File**.




5. Project synthesis

Press **Run Synthesis** in the Flow Navigator. In the appeared window press **OK**.


In general case, one should check if the synthesized module is the project *top* module (next to its' name 2 small white squares and 1 green one are shown).

After the synthesis is finished, a window appears where one may press **Open Synthesized Device** for some analysis. Also one may continue building the project, i.e. proceed to **implementation (place and route)** step.



6. Looking at the device schematics after synthesis

Press **Schematic** in the Flow Navigator/Synthesis.




7. Project implementation (place&route)

Press **Run Implementation** in the Flow Navigator.



8. Bitstream generation

Press **Generate Bitstream** in the Flow Navigator.




9. Looking at the device schematics after implementation

Press **Schematic** in the Flow Navigator/Implementation.

10. Checking the number of used resources


Find the table **Utilization** in the Project Summary tab in the bottom (one may switch between **Graph** and **Table** views).

In general case, the **Utilization** table contents may differ after the synthesis and implementation steps. The synthesis step (especially when IP cores are used) provides only the estimates of resources usage.




11. Programming the FPGA with bitstream

Connect the Basys 3 development board to your PC (some drivers installation may run automatically at the first connection). Turn on the board. In the Flow Navigator in tab **Program and Debug/Open Hardware Manager** press **Open Target (Auto Connect)**.



Vivado will find the connected Xilinx devices.

In the Flow Navigator in **Program and Debug/Open Hardware Manager** press **Program Device**. In the appeared window check if the necessary bitstream is specified and press **Program**.





12. Simulation

At first, choose the entity, which you want to run for simulation in **Sources** tab in subtab **Simulation Sources**. After that, run the simulator: **Flow Navigator: SIMULATION=>Run Behavioral Simulation**.

At this step the Vivado simulator will automatically run and the device operation would be simulated for 1000 ns time interval.


For simulation one should create a test bench: a special VHDL/Verilog module, which instantiates the simulated module (DUT, device under test). Also the test bench generates all the stimuli signals: clocks, resets, input data. The testing inputs may be calculated inside by the test bench itself, or in another IDE (e.g., Matlab). In the latter case test vectors should be written into a file, which is read by the test bench.

Time waveforms for the signals inside the test bench and DUT appear in the time diagrams window after simulation starts.



13. IP-cores instantiation

Press **IP Catalog** in the Flow Navigator to open the Vivado IP-cores repository. The list of all available IP-cores would open in the Project Manager (to the right).




Choose the required IP-core and click twice on its name to open the IP-core configurator.


The screenshot shows the 'IP Catalog' window in Vivado. The 'Cores' tab is selected. On the left, a tree view shows categories like 'Communication & Networking', 'Debug & Verification', etc., with 'Math Functions' expanded. Under 'Math Functions', 'Multipliers' is selected, and 'Multiplier' is highlighted with a red box. On the right, a table lists cores with columns for Name, AXI4, Status, License, and VLVN. The 'Multiplier' row is highlighted with a blue background. At the bottom, a 'Details' panel shows information for the selected 'Multiplier' core, including Name: Multiplier, Version: 12.0 (Rev. 12), Description: Multiplication is a fundamental DSP operation, and Status: Production.

Name	AXI4	Status	License	VNV
Complex Multiplier	AXI4-Stream	Production	Included	xilinx.com:ip:cmpy:6.0
Multiplier		Production	Included	xilinx.com:ip:mult_gen:12.0
Square Root				
Trig Functions				
Memories & Storage Elements				
Digital Decomposition				

E.g., open the IP-core configurator for multiplier. In the **Customize IP** window specify the parameter values and the name of the IP-core. Press OK.



Specify the way the core would be synthesized: during the synthesis step of the whole project (Global, the synthesis strategy is the same as for the whole project) or separately (Out of context, the synthesis strategy may differ from the one of whole project). Press **Generate**, wait until synthesis is finished (may take lots of time).



Switch to the **IP Sources** view in the **Sources** tab. Find the generated files. Of special interest are instantiation templates – the templates for IP core instantiation into another module (in VHDL and Verilog languages).

```

-- The following code must appear in the VHDL architecture header.
-- begin cut here for COMPONENT Declaration ----- COMP_TAG
COMPONENT mult_gen_0
PORT (
    CLK : IN STD_LOGIC;
    A : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
    B : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
    P : OUT STD_LOGIC_VECTOR(35 DOWNTO 0)
);
END COMPONENT;
-- end cut here for COMPONENT Declaration -----
-- The following code must appear in the VHDL architecture
-- body. Substitute your own instance name and net names.
-- begin cut here for INSTANTIATION Template ----- INST_TAG
your_instance_name : mult_gen_0
PORT MAP (
    CLK => CLK,
    A => A,
    B => B,
    P => P
);
-- end INSTANTIATION Template -----

```