Final Exam - CSC 137

College of Engineering & Computer Science


(Include the Test question along with solution)

Name: Ahmed Toend

- 1. Figure 8.7 illustrates a single-cycle data path for the example Acc-Instruction set Architecture processor. It consists of fetch, decode, execute, and write-back units. During each clock cycle, an instruction is fetched, decoded, and executed, and the result (if any) is written back to register ACC, X, or 1-bit status register (SR).what is function of MUX 3 in the execution unit. Circle the best Answer. (20 Pts)
 - A. MUX 3 is needed to choose the operand when the operand is an immediate data or when the operand is an address and indicates memory content.
 - B. MUX 3 is needed so control signals for Add/Cmp can be selected for op code execution.

C. A and B

D. None of the above.



- 2. A memory write cycle is similar to a read cycle, except that data must be placed on the data bus at the same time that _ce is asserted or within a maximum delay after _we is asserted to minimize the time the data bus is used. Figure 7.17 illustrates an SRAM memory write cycle. (20pts)
 - A. A memory cycle is initiated by which component in the computer motherboard?

Answer: DMA CONTOLOX

B. Generally, how many CPU clock cycles does it take to complete a memory cycle?

Answer: 2 Clock cycles




FIGURE 7.17 An SRAM write cycle from a memory point of view.

 Consider the sequential circuit in Figure 5.32. Assuming that the Flip-Flips register set-up time, clock-to-q, and clock-skew are each 0.1 ns, determine the upper bound for its clock frequency. Propagation delay for AND gate is 0.2 ns and EOR is 0.3 ns. (10 pts)

Ans: 1.67 g/nZ




FIGURE 5.32 A synchronously cleared bit-parallel mod-8 up-counter using a simplified CLA adder and a simplified MUX.

 t_{-} critical = t_{-} CUK__ to_{-} or + t_{-} CUA + t_{-} MUX t_{-} critical = 0.1 ns + 0.2 ns + 0.3 ns = 0.6 ns f_{-} max = $\frac{1}{t_{-}}$ critical = $\frac{1}{0.6}$ ns = 1.67 Ghz What is the 16-bit FP number representation of -10.3 in hexadecimal with 1-bit sign, 4-bit biased exponent, and 11-bit fraction, where bias offset = 7? Please identify the key components of FP number representation (20 pts)

10 in pirand > 1010

·3 in binary = .01001100

$$-10.3 = 1010.01001100$$

11 01 =D 5-0100 N= 0010

(100 = C

-10.3 in 16 bit format 15 1 1010 01001001100

sign bit is are exponent wits are (4x)=0)= 1010 10/2 =5

$$6/2 = 2$$

1/1, -0

significant bits are 001100/0010 5. Stated below is the equation that estimates the minimum clock period (τ_m) required to run the Multicycle data path. How many cycles (clock cycles) will be required to complete portion of the computation A + B ? The whole Computation is A + B + C + D or A + B + C - D. (10 pts)

Tatached a 2 Rdf Ans: _- $\pm q \times 13$ $\tau_m >= \Delta_{mux1} + \Delta_{add/sub} + \Delta_{mux2} + T_{st} + T_{cq} + T_{cs}$ work \ \ \

 $\tau_m = \tau_{-multicycle}$

A multi cycle algorithm to implement $R \leftarrow A + B + C + D$ or A + B + C - D; (5 possible simple operations)





FIGURE 6.3 A multicycle data path requiring four clock cycles to compute A + B + C + D or A + B + C - D.

 $t_{m} = T_{-molfreyd}$ $t_{m} = T_{-molfrey$

6. Consider a 16-bit data bus SDRAM. Given that the clock frequency of the bus is 100MHz, what is the peak memory bandwidth in megabyte per second (MBs)? (10 pts)



7. Computation is performed by a RISC ISA. A = B * (C + D). What is the value in R4 after the execution of code line # 5: (M[B] = 6; M[C] = 11; M[D] = 15) ie: Code line # 5 has been completed. (10 pts)

What is the value of R4 after execution of Line # 5 - MUL R5, R3, R4 R4 =




FIGURE 8.17 A five-stage RISC-ISA pipelined data path.

Page 6 of 7 write buth: No write bucks for code.

(ULD RZ LD) Jetch: UD RZ, UD) Decode: LD ZZ, (D) Decode: Chemory operation)

Execute L (memory operation)

Dostar Memory: (Loud MIDI mto R2 (MIDI=15)

Dostar Memory: (Loud MIDI mto R2 (MIDI=15)

Dostar Memory: (Loud MIDI mto R2 (MIDI=15)

White-back for loads)

Decimal (Base 10)	Binary (Base 2)	Hexadecimal (Base 16)
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	0110	6
7	0111	7
8	1000	8
9	1001	9
10	1010	Α
11	1011	В
12	1100	С
13	1101	D
14	1110	E
15	1111	F

write the 3 Add R3, R1, R2:

Feten: ADD R3, R1, 82

Peter: Mul R5, R3, R4

Peter: Multiply the

Peter: Multiply th Doser memory: no Dostor mem 1. RS = 156 write back: write the result!

70 (3

I) ADD &3 RI

Fetch: ADD R3, R1, R2

pecode: ADD

R3, R1, R2

execute: Add

values in RI

& RZ Store

result in R3

no data men

write-back:

Dator mem.