Önemli Not : Daha iyi anlatabilmek amacıyla Türkçe yazıyorum hocam şöyle bir sıkıntı mevcut normalde projeyi çalıştırdığım zaman çalıştı fakat qar dosyasına çevirip , qar dosyasından projeyi denemek için çalıştırdığım zaman sonuçlar hep xxxxxxxxx olarak geldi . Simulation modelsim içindeki register ve data dosyasınada xxxx olarak yazıldı. Çözümünü bulamadım hocam şöyle bir şey yaptım. Simulation modelsim içinde xxxxx yazdıktan sonra ilk değerleri (register ve data dosyasında sizin bize gönderdiğiniz değerler) register ve data dosyasına bir daha atıp çalıştırdım bu sefer çalıştı. Bu yüzden size projeyi atarken qar dosyayı yanında qar dosyasına basınca oluşan dosyalarıda attım şuanda bu haliyle çalışıyor. Bu şekilde deneyebilirsiniz hocam yada attığım dosyaları silip sadece qar dosyasını bir kez modelsimde çalıştırdıktan sonra oluşan dosyalarda simulation modelsim içindeki değerleri attığım (sizinde bize ilk olarak verdiğiniz register ve data dosyalarının) değerlerle güncelledikten sonra simulasyonda 2. Denemede çalışıyor hocam. Sebebini bilmiyorum o yüzden bir çözümde bulamadım bu şekilde attım özür diliyorum. Umarım iyi anlatabilmişimdir.

SIGNAL TABLE

Cacak	- Prince and the second	050	1 001	0/00	11/01	00/00	101/	0110/	0111	1000/1	0011
	A 2.7:20	ACOI	ANDI	OR	1000	21 / 66	2.10	BNE S	671 6	w/ 5.	~ /
Cripit -		0	0	0	10	K	-	1	0,0) / x	1
Aust	0	0	0	10	0	10	10	-	1	1_1_	_ /
Pin skog	0	1	1	1	-	0	10	10	1-1	×	1
Enquite	1	0	10	0	1	+	10	11	1	0	-
Manlead	0	-		-	0	0	10	0	1	0	1
Menusiic	0	0	10	0	0	0	10	0	0	1	1
Cronch	0	0	0	0_	0	1	1	0	0	0	1
Crarlett	0	0	. 0	0	2	0	1	0	0	0	1
AL 012	0	0	4	1	1	0 1	0	1.	0	0 1	i .
N- Op1	1	0	1	1	9	0	Ó	0	0	0 1	1
A-010	1	0	0	1	1	1	1	0	0	6	
	Reg Dst = R. Aluse = AD Mento lag = 1 Regarde = RTg Mento of Low Monume - SW Brown = CCC	01 + ANOI Lw 4001+					AL	op1=	Rtype	+ ABION	0R1+52T1- + 0R1+

ALU CONTROL TABLE

loluter	ALDP	Fuction	ALU Action	CONTROL
AND	044	000	ond	110
ADD	011	100	010	000
200	: 011	010	s-bstroct	010
XOL	011	041	701	000
NOR	011	100	10	109
OK.	011	101	or.	119
ADDI	000	N/N/N	-19	000
APOI	110	ww.k	ord	110
021	111	KKK	or	141
NORT	101	XXX	ner	101
CEG	001	KKK	1-patract	010
Cs-E	02/	DAN	s-bstred	010
11.12	100	16.64	sith	100
LW	000	N × N	Cbo	000
SW	600	xxx	all	000


Missing Parts

Branch , Branch not equal is not working. I tested Instruction memory module but when i add instruction memory to the system it was working but there is clk , finish , delay conflict and i did not branch instruction so that i delete it from the system but it is working i tested it and i put it on to the pdf , 32 bit comparator shift left 2bit module instruction memory module is working.

Due to the clk delay finish problem, I could not test the instructions sequentially and show you the change of the register, because the program had problems stopping and stopping in the wrong place. Maybe because I couldn't set the clk finish delay exactly, that's why I could only put the final versions, but before that, I showed that all the instructions were working one by one, and the data memory of the register was working.

MIPS SYSTEM

Different View of Same Implementation (From Book)



CONTROL UNIT TEST

```
sim:/control_testpencn/aLUUp

VSIM 5> step -current

# opcode=0, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, AluOp=3,RegDst=1,AluSrc=0,Branch=0,BranchNot=0
# opcode=1, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, AluOp=0,RegDst=0,AluSrc=1,Branch=0,BranchNot=0
# opcode=2, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, AluOp=6,RegDst=0,AluSrc=1,Branch=0,BranchNot=0
# opcode=3, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, AluOp=5,RegDst=0,AluSrc=1,Branch=0,BranchNot=0
# opcode=5, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, AluOp=5,RegDst=0,AluSrc=1,Branch=0,BranchNot=0
# opcode=5, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=0, AluOp=1,RegDst=0,AluSrc=0,Branch=1,BranchNot=0
# opcode=6, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, AluOp=1,RegDst=0,AluSrc=0,Branch=1,BranchNot=1
# opcode=7, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, AluOp=4,RegDst=0,AluSrc=1,Branch=0,BranchNot=0
# opcode=8, MemRead=1, MemToReg=1, MemWrite=0, RegWrite=1, AluOp=0,RegDst=0,AluSrc=1,Branch=0,BranchNot=0
# opcode=9, MemRead=0, MemToReg=0, MemWrite=1, RegWrite=1, AluOp=0,RegDst=0,AluSrc=1,Branch=0,BranchNot=0
```

VSIM 6>

ALU CONTROL TEST

```
⊟initial begin
                                                                           Araclar
                                       Pano
                                                          Resim
ALUOp = 3'b011;
 functionfield=3'b000;
 # `DELAY:
 ALUOp = 3'b011;
 functionfield=3'b001;
                                    Library 💢 🏭 sim 🗵
 # `DELAY;
 ALUOp = 3'b011;
                                   Transcript
 functionfield=3'b010;
                                    # Loading work.ALU_control_testbench
 # `DELAY;
                                    # Loading work.ALU_control
 ALUOp = 3'b011;
                                    add wave -position insertpoint \
 functionfield=3'b011;
                                    sim:/ALU_control_testbench/ALUOp \
 # `DELAY;
                                    sim:/ALU_control_testbench/functionfield \
 ALUOp = 3'b011;
                                    sim:/ALU_control_testbench/ALUControlOp
 functionfield=3'b100;
                                   VSIM 5> step -current
 # `DELAY;
                                    # ALUOp=3, functionfiled=0, ALUControlOp=6
 ALUOp = 3'b011;
                                    # ALUOp=3, functionfiled=1,ALUControlOp=0
 functionfield=3'b101;
                                    # ALUOp=3, functionfiled=2,ALUControlOp=2
 # `DELAY;
                                    # ALUOp=3, functionfiled=3,ALUControlOp=1
 ALUOp = 3'b000;
                                    # ALUOp=3, functionfiled=4,ALUControlOp=5
 functionfield=3'bxxx;
                                    # ALUOp=3, functionfiled=5,ALUControlOp=7
 # `DELAY;
                                    # ALUOp=0, functionfiled=x,ALUControlOp=0
                                    # ALUOp=6, functionfiled=x, ALUControlOp=6
 ALUOp = 3'b110;
 functionfield=3'bxxx;
                                    # ALUOp=7, functionfiled=x,ALUControlOp=7
                                  # ALUOp=5. functionfiled=x.ALUControlOp=5
 # 'DETAV.
```

Instruction Memory Test

```
Dosya Duzen Biçim (
m:/instruction_memory_testbench/PC
                                                 0000000001010000
M6> step -current
Inst 001,0pcode=0000, Rs=000, Rt=001, Imm=010000
                                                 0000011111000000
Inst 010,Opcode=0000, Rs=011, Rt=111, Imm=000000
                                                 0000001011101100
Inst 011,0pcode=0000, Rs=001, Rt=011, Imm=101100
                                                 0000101010101101
Inst 100,Opcode=0000, Rs=101, Rt=010, Imm=101101
                                                 0000101011100001
Inst 101,Opcode=0000, Rs=101, Rt=011, Imm=100001
                                                 0000101001101011
Inst 110,Opcode=0000, Rs=101, Rt=001, Imm=101011
Inst 111,Opcode=0000, Rs=101, Rt=001, Imm=101011
                                                 0000101001101011
Inst 000, Opcode=0000, Rs=111, Rt=101, Imm=101001 0000111101101001
```


Comparator 32 bit test

```
add wave -position insertpoint \
sim:/comparator_32bit_testbench/input1 \
sim:/comparator_32bit_testbench/input2 \
sim:/comparator_32bit_testbench/gt \
sim:/comparator_32bit_testbench/eq
VSIM 6> step -current
# input1= 858993459, input2= 858993459, gt=0, eq=1
# input1= 1145324612, input2= 572662306, gt=1, eq=0
```

Shift left 2bit test

```
add wave -position insertpoint \
sim:/left_shifter_2bit_testbench/inputl \
sim:/left_shifter_2bit_testbench/outputl
/SIM 6> step -current
# input=0011001100110011001100110011, output=11001100110011001100110011001,
# input=01000100010001000100010001000100, output=0001000100010001000100010000,
```

REGISTER MODULE TEST



MIPS TEST RESULT

Before And instruction

```
initial begin
clk = 1;
PC = 0;

//AND
instruction_set = 16'b0000000010100000;
# `DELAY;
instruction_set = 16'b00000111110000000;
# `DELAY;
//ADD
```

After and instruction

register - ινοτ μεπετί

 Dosya
 Düzen
 Biçim
 Görünüm
 Yardım

 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |</td

Before add instruction

```
//ADD
instruction_set = 16'b0000111011100001;
#`DELAY;
instruction_set = 16'b0000000011000001;
#`DELAY;

//SUB
/*instruction_set = 16'b000000001010010;
#`DELAY;
```

After add instruction

```
# instruction_set=0000000011000001, result=00000000000000000000000001010
# instruction_set=000000011000001, result=00000000000000000000000000011
# ** Note: $finish : C:/altera/13.1/workspaces/hwl/MiniMIPS_testbench.v(50)
     Time: 30 ps Iteration: 0 Instance: /MiniMIPS_testbench
# Break in Module MiniMIPS testbench at C:/altera/13.1/workspaces/hwl/MiniMIPS
/SIM 6>
```

000000000000000000000000000000110 00000000000000000000000000000000111

Before Sub instruction

```
instruction set = 16'b0000011101000010;
# `DELAY;
instruction set = 16'b0000011111011010;
# `DELAY:
/*instruction set = 16'b0000000001010011;
# `DELAY;
```

00000000000000000000000000000000011 00000000000000000000000000000000110 00000000000000000000000000000000111

After sub instruction

```
# instruction_set=0000011011101010, result=1111111111111111111111111111111
** Note: $finish
                : C:/altera/13.1/workspaces/hwl/MiniMIPS_testbench.v(50)
   Time: 30 ps Iteration: 0 Instance: /MiniMIPS_testbench
# Break in Module MiniMIPS testbench at C:/altera/13.1/workspaces/hwl/MiniMIPS
# A time value could not be extracted from the current line
```

00000000000000000000000000000000110 0000000000000000000000000000000111

Before Xor instruction

VSIM 6>

```
//xor
instruction set = 16'b0000000001010011;
# `DELAY;
instruction set = 16'b0000010111000011;
# `DELAY;
//NOR
```

Dosya Düzen Biçim Görünüm Yardım 0000000000000000000000000000000000000011

After Xor instruction

```
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
VSIM 5> step -current
# instruction_set=0000010111000011, result=00000000000000000000000000110
```

00000000000000000000000000000000111

Now: 507.206 ps Delta: 1

sim:/MiniMTPS_testhench

Before Nor instruction

```
//NOR
instruction_set = 16'b0000101001010100;
#`DELAY;
instruction_set = 16'b0000011111000100;
#`DELAY;
//OR
/*instruction_set = 16'b000000000101010;
```

After Nor instruction

Before or instruction

```
#`DELAY;*/

//OR
instruction_set = 16'b0000000001010101;
#`DELAY;
instruction_set = 16'b0000011111000101;
#`DELAY;
instruction_set = 16'b0000011111000101;
#`DELAY;
//#10 $finish;
end
```

After or instruction

Before ADDI instruction

```
//ADDI
instruction_set = 16'b0001000010000001;
#`DELAY;
instruction_set = 16'b0001011111000101;
#`DELAY;

//ANDI
/*instruction_set = 16'b0000000001010101;
```

After ADDI instruction

```
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS testbench/instruction set \
sim:/MiniMIPS_testbench/result
/SIM 5> step -current
```

Before Andi instruction

```
//ANDI
instruction set = 16'b0010000001010101;
# `DELAY;
instruction set = 16'b0010011111000101;
# `DELAY;
//ORT
/*instruction set = 16'b0000000001010101;
```

0000000000000000000000000000000110 00000000000000000000000000000000111

After Andi instruction

```
sim:/MiniMIPS_testbench/clk \
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS testbench/result
VSIM 5> step -current
```

0000000000000000000000000000000110 999999999999999999999999999999999

Before Ori instruction

```
//ORI
instruction set = 16'b0011000001010101;
instruction set = 16'b0011011111000101;
# `DELAY;
//NORI
# `DELAY;
```

00000000000000000000000000000000011 0000000000000000000000000000000110

After Ori instruction

```
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS testbench/instruction set \
sim:/MiniMIPS_testbench/result
VSIM 5> step -current
# instruction_set=0011000001010101, result=000000000000000000000000010101
# instruction set=00110111111000101, result=000000000000000000000000000111
```

Before Nori instruction

```
//NORI
instruction_set = 16'b0100000001010101;
#`DELAY;
instruction_set = 16'b0100011111000101;
#`DELAY;
//SLTI
```

After Nori instruction

Before Slti instruction

```
//SLTI
instruction_set = 16'b0111000001010101;
#`DELAY;
instruction_set = 16'b0111011111000001;
#`DELAY;

//LW
/*instruction_set = 16'b0000000001010101;
```

After Slti instruction

Before LW instruction

```
//LW
instruction_set = 16'b100000001000001;
#`DELAY;
instruction_set = 16'b1000011111000101;
#`DELAY;
//SW
/*instruction_set = 16'b0000000001010101
```

After LW instruction

Before SW instruction

```
# 'DELAY;
                     Dosya Düzen Biçim Görünüm Yardım
//LW
                     instruction_set = 16'b1000000001000001;
                     # `DELAY;
                     instruction_set = 16'b1000011111000101;
                     # `DELAY; */
                     //sw
instruction set = 16'b1001000001000001;
                     # `DELAY;
                     0000000000000000000000000000000111
instruction set = 16'b10010111111000101;
                     # `DELAY;
```

After SW instruction

```
Loading work._32bit_and
Loading work.data_memory
                                       // instance=/MiniMIPS_testbench/mip
                                       // format=bin addressradix=h datara
add wave -position insertpoint
                                       sim:/MiniMIPS_testbench/clk \
                                       sim:/MiniMIPS_testbench/PC \
                                       sim:/MiniMIPS_testbench/instruction_set \
                                       sim:/MiniMIPS_testbench/result
                                       /SIM 5> step -current
00000000000000000000000000000000111
                                       00000000000000000000000000000000111 <-
                                       low: 113 639 no Delta: 1
              sim-/MiniMIPS testhench
```

All Mips Instruction and result

Here last instruction is sw but it working two times one instruction (i dont know why) but results is second and last one .

