

Önemli Not : Daha iyi anlatabilmek amacıyla Türkçe yazıyorum hocam şöyle bir sıkıntı mevcut normalde projeyi çalıştırdığım zaman çalıştı fakat qar dosyasına çevirip , qar dosyasından projeyi denemek için çalıştırdığım zaman sonuçlar hep xxxxxxxxx olarak geldi . Simulation modelsim içindeki register ve data dosyasınada xxxx olarak yazıldı. Çözümünü bulamadım hocam şöyle bir şey yaptım. Simulation modelsim içinde xxxxx yazdıktan sonra ilk değerleri (register ve data dosyasında sizin bize gönderdiğiniz değerler) register ve data dosyasına bir daha atıp çalıştırdım bu sefer çalıştı. Bu yüzden size projeyi atarken qar dosyayı yanında qar dosyasına basınca oluşan dosyalarıda attım şuanda bu haliyle çalışıyor. Bu şekilde deneyebilirsiniz hocam yada attığım dosyaları silip sadece qar dosyasını bir kez modelsimde çalıştırdıktan sonra oluşan dosyalarda simulation modelsim içindeki değerleri attığım (sizde bize ilk olarak verdiğiniz register ve data dosyalarının) değerlerle güncelledikten sonra simulasyonda 2. Denemede çalışıyor hocam. Sebebini bilmiyorum o yüzden bir çözümde bulamadım bu şekilde attım özür diliyorum. Umarım iyi anlatabilmişimdir.

SIGNAL TABLE

Op code	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
R-Type	ADDI	ANDI	ORI	NOPI	BEQI	BNEI	SLTI	LW	SW	
Reg Dst	1	0	0	0	0	x	x	0	0	x
Reg Src	0	1	1	1	1	0	0	1	1	1
Mem to Reg	0	0	0	0	0	x	x	0	1	x
Reg to Mem	1	1	1	1	1	0	0	1	1	0
Mem to Mem	0	0	0	0	0	0	0	0	1	0
Mem to Mem	0	0	0	0	0	0	0	0	0	1
Branch	0	0	0	0	0	1	1	0	0	0
Branch Link	0	0	0	0	0	0	1	0	0	0
ALU Op2	0	0	0	1	1	0	0	1	0	0
ALU Op1	1	0	1	1	0	0	0	0	0	0
ALU OP0	1	0	0	1	1	1	1	0	0	0

R-Type = 0000

ADDI = 0001

ANDI = 0010

ORI = 0011

NOPI = 0100

BEQI = 0101

BNEI = 0110

SLTI = 0111

LW = 1000

SW = 1001

Reg Dst = R-Type

Reg Src = ADDI + ANDI + ORI + NOPI + SLTI + LW + SW

Mem to Reg = LW

Reg to Mem = R-Type + ADDI + ANDI + ORI + NOPI + SLTI + LW

Mem to Mem = LW

Mem to Mem = SW

Branch = BEQI + BNEI

Branch Link = BNEI

Branch Link = BNEI

ALU Op2 = ANDI + ORI + NOPI + SLTI

ALU Op1 = R-Type + ANDI + ORI

ALU OP0 = R-Type + ORI + NOPI + BEQI + BNEI

BNEI

ALU CONTROL TABLE

Instruction	$P_2 P_1 P_0$ ALU OP	$F_2 F_1 F_0$ Function	ALU Action	$C_2 C_1 C_0$ ALU CONTROL
AND	011	000	and	110
ADD	011	001	add	000
SUB	011	010	subtract	010
XOR	011	011	xor	001
NOR	011	100	nor	101
OR	011	101	or	111
ADDI	000	xxx	add	000
ANDI	110	xxx	and	110
ORI	111	xxx	or	111
NOPI	101	xxx	nor	101
BEQ	001	xxx	subtract	010
SLT	001	xxx	subtract	010
SLTI	100	xxx	slt	100
LW	000	xxx	add	000
SW	000	xxx	add	000

$$C_0 = P_2' P_1 F_2 + P_2' P_1 F_1 F_0 + P_2 P_0$$

$$C_1 = P_2' P_1 F_2' F_0' + P_2' P_1 F_2 F_0 + P_2 P_1 + P_2' P_1' P_0$$

$$C_2 = P_2' P_1 F_2 + P_2' P_1 F_2' F_1' F_0' + P_2$$


Missing Parts

Branch , Branch not equal is not working. I tested Instruction memory module but when i add instruction memory to the system it was working but there is clk , finish , delay conflict and i did not branch instruction so that i delete it from the system but it is working i tested it and i put it on to the pdf , 32 bit comparator shift left 2bit module instruction memory module is working.

Due to the clk delay finish problem, I could not test the instructions sequentially and show you the change of the register, because the program had problems stopping and stopping in the wrong place. Maybe because I couldn't set the clk finish delay exactly, that's why I could only put the final versions, but before that, I showed that all the instructions were working one by one, and the data memory of the register was working.

MIPS SYSTEM

Different View of Same Implementation (From Book)




CONTROL UNIT TEST

```
sim:/control_testdench/ALUOp
VSIM 5> step -current
# opcode=0, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, ALuOp=3, RegDst=1, ALuSrc=0, Branch=0, BranchNot=0
# opcode=1, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, ALuOp=0, RegDst=0, ALuSrc=1, Branch=0, BranchNot=0
# opcode=2, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, ALuOp=6, RegDst=0, ALuSrc=1, Branch=0, BranchNot=0
# opcode=3, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, ALuOp=7, RegDst=0, ALuSrc=1, Branch=0, BranchNot=0
# opcode=4, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, ALuOp=5, RegDst=0, ALuSrc=1, Branch=0, BranchNot=0
# opcode=5, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=0, ALuOp=1, RegDst=0, ALuSrc=0, Branch=1, BranchNot=0
# opcode=6, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=0, ALuOp=1, RegDst=0, ALuSrc=0, Branch=1, BranchNot=1
# opcode=7, MemRead=0, MemToReg=0, MemWrite=0, RegWrite=1, ALuOp=4, RegDst=0, ALuSrc=1, Branch=0, BranchNot=0
# opcode=8, MemRead=1, MemToReg=1, MemWrite=0, RegWrite=1, ALuOp=0, RegDst=0, ALuSrc=1, Branch=0, BranchNot=0
# opcode=9, MemRead=0, MemToReg=0, MemWrite=1, RegWrite=0, ALuOp=0, RegDst=0, ALuSrc=1, Branch=0, BranchNot=0

VSIM 6>
```

ALU CONTROL TEST



Instruction Memory Test

m:/instruction_memory_testbench/PC	Dosya Duzen Biçim
M6> step -current	0000000001010000
Inst 001,Opcode=0000, Rs=000, Rt=001, Imem=010000	0000011111000000
Inst 010,Opcode=0000, Rs=011, Rt=111, Imem=000000	0000001011101100
Inst 011,Opcode=0000, Rs=001, Rt=011, Imem=101100	0000101010101101
Inst 100,Opcode=0000, Rs=101, Rt=010, Imem=101101	0000101011100001
Inst 101,Opcode=0000, Rs=101, Rt=011, Imem=100001	0000101001101011
Inst 110,Opcode=0000, Rs=101, Rt=001, Imem=101011	0000101001101011
Inst 111,Opcode=0000, Rs=101, Rt=001, Imem=101011	0000101001101011
Inst 000,Opcode=0000, Rs=111, Rt=101, Imem=101001	0000111101101001

Comparator 32_bit test

```

add wave -position insertpoint \
sim:/comparator_32bit_testbench/input1 \
sim:/comparator_32bit_testbench/input2 \
sim:/comparator_32bit_testbench/gt \
sim:/comparator_32bit_testbench/eq
VSI6> step -current
# input1= 858993459, input2= 858993459, gt=0, eq=1
# input1= 1145324612, input2= 572662306, gt=1, eq=0

```


Shift left 2bit test

```

# Loading work.left_shifter_2bit_testbench
add wave -position insertpoint \
sim:/left_shifter_2bit_testbench/input1 \
sim:/left_shifter_2bit_testbench/output1
/SIM6> step -current
# input=00110011001100110011001100110011, output=1100110011001100110011001100,
# input=01000100010001000100010001000100, output=0001000100010001000100010000,

```

REGISTER MODULE TEST




MIPS TEST RESULT

Before And instruction

```
initial begin
clk = 1;
PC = 0;


//AND
instruction_set = 16'b0000000001010000;
#`DELAY;
instruction_set = 16'b0000011111000000;
#`DELAY;

//ADD
```



After and instruction


```
add wave -position insertpoint \
sim:/MiniMIPS_testbench/clock \
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
VSI5> step -current
# instruction_set=00000000001010000, result=00000000000000000000000000000000
# instruction_set=000001111100000, result=00000000000000000000000000000011
```



Before add instruction

```
//ADD
instruction_set = 16'b0000111011100001;
#`DELAY;
instruction_set = 16'b0000000011000001;
#`DELAY;

//SUB
/*instruction_set = 16'b0000000001010010;
#`DELAY;*/
```



After add instruction

```
# instruction_set=0000000011000001, result=00000000000000000000000000001010
# instruction_set=0000000011000001, result=00000000000000000000000000000011
# ** Note: $finish      : C:/altera/13.1/workspaces/hwl/MiniMIPS_testbench.v(50)
#   Time: 30 ps  Iteration: 0  Instance: /MiniMIPS_testbench
# 1
# Break in Module MiniMIPS_testbench at C:/altera/13.1/workspaces/hwl/MiniMIPS
/VSIM 6>
```

Before Sub instruction

```
//XOR
instruction_set = 16'b00000011101000010;
#`DELAY;
instruction_set = 16'b00000011111011010;
#`DELAY;

//XOR
/*instruction_set = 16'b0000000001010011;
#`DELAY;
```

After sub instruction

```
# instruction_set=0000011011101010, result=111111111111111111111111111110
# instruction_set=0000011011101010, result=00000000000000000000000000000000
# ** Note: $finish      : C:/altera/13.1/workspaces/hwl/MiniMIPS_testbench.v(50)
#   Time: 30 ps  Iteration: 0  Instance: /MiniMIPS_testbench
# 1
# Break in Module MiniMIPS_testbench at C:/altera/13.1/workspaces/hwl/MiniMIPS
# A time value could not be extracted from the current line
VSIM 6>
```

Before Xor instruction

```
//XOR
instruction_set = 16'b0000000001010011;
#`DELAY;
instruction_set = 16'b0000010111000011;
#`DELAY;

//XOR
/*instruction_set = 16'b0000000001010100;
```

After Xor instruction

```
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
VSIM 5> step -current
# instruction_set=0000000001010011, result=00000000000000000000000000000001
# instruction_set=0000010111000011, result=00000000000000000000000000000110
low: 507.206 ns Delta: 1 sim:/MiniMIPS_testbench
```

Before Nor instruction

```
//NOR
instruction_set = 16'b0000101001010100;
#`DELAY;
instruction_set = 16'b00000111111000100;
#`DELAY;

//OR
/*instruction_set = 16'b0000000001010101;
#`DELAY;
```

00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000111

After Nor instruction

```
# Loading work.data_memory
add wave -position insertpoint \
sim:/MiniMIPS_testbench/clock \
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
VSI5> step -current
# instruction_set=0000101001010100, result=111111111111111111111111111111010
# instruction_set=00000111111000100, result=111111111111111111111111111111000
```

1111111111111111111111111111111111000
000000000000000000000000000000000001
1111111111111111111111111111111111010
000000000000000000000000000000000011
000000000000000000000000000000000100
000000000000000000000000000000000101
000000000000000000000000000000000110
000000000000000000000000000000000111

Before or instruction

```
instruction_set = 16'b00000111111000100;
#`DELAY;*/

//OR
instruction_set = 16'b0000000001010101;
#`DELAY;
instruction_set = 16'b00000111111000101;
#`DELAY;

//#10 $finish;
end
```

Dosya Düzen Biçim Görünüm Yardım
000000000000000000000000000000000000
000000000000000000000000000000000001
000000000000000000000000000000000010
000000000000000000000000000000000011
000000000000000000000000000000000100
000000000000000000000000000000000101
000000000000000000000000000000000110
000000000000000000000000000000000111

After or instruction

```
sim:/MiniMIPS_testbench/clock \
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
VSI5> step -current
# instruction_set=0000000001010101, result=000000000000000000000000000000000001
# instruction_set=00000111111000101, result=000000000000000000000000000000000111
```

00000000000000000000000000000000000111
00000000000000000000000000000000000001
00000000000000000000000000000000000001
00000000000000000000000000000000000011
00000000000000000000000000000000000100
00000000000000000000000000000000000101
00000000000000000000000000000000000110
00000000000000000000000000000000000111

Before ADDI instruction

```
//ADDI
instruction_set = 16'b0001000010000001;
#`DELAY;
instruction_set = 16'b00010111111000101;
#`DELAY;

//ANDI
/*instruction_set = 16'b0000000001010101;
#`DELAY;
```

000000000000000000000000000000000000
000000000000000000000000000000000001
000000000000000000000000000000000010
000000000000000000000000000000000011
000000000000000000000000000000000100
000000000000000000000000000000000101
000000000000000000000000000000000110
000000000000000000000000000000000111

After ADDI instruction

```
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
VSIM 5> step -current
# instruction_set=0001000010000001, result=00000000000000000000000000000000
# instruction_set=0001011111000101, result=00000000000000000000000000001000
```

00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000001
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000001000

Before AndI instruction

```
//ANDI
instruction_set = 16'b0010000001010101;
#`DELAY;
instruction_set = 16'b0010011111000101;
#`DELAY;

//ORI
/*instruction_set = 16'b0000000001010101;
#`DELAY;
```

00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000111

After AndI instruction

```
sim:/MiniMIPS_testbench/clk \
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
VSIM 5> step -current
# instruction_set=0010000001010101, result=00000000000000000000000000000000
# instruction_set=0010011111000101, result=00000000000000000000000000000001
```

00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000001

Before Ori instruction

```
//ORI
instruction_set = 16'b0011000001010101;
#`DELAY;
instruction_set = 16'b0011011111000101;
#`DELAY;

//NORI
/*instruction_set = 16'b0000000001010101;
#`DELAY;
```

00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000111

After Ori instruction

```
sim:/MiniMIPS_testbench/clk \
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
VSIM 5> step -current
# instruction_set=0011000001010101, result=000000000000000000000000000010101
# instruction_set=0011011111000101, result=00000000000000000000000000000111
```

00000000000000000000000000000000
000000000000000000000000000010101
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000111

Before Nori instruction

```
//NORI
instruction_set = 16'b0100000001010101;
#`DELAY;
instruction_set = 16'b0100011111000101;
#`DELAY;

//SLTI
/*instruction_set = 16'b0000000001010101;
```

00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000111

After Nori instruction

```
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
SIM 5> step -current
# instruction_set=0100000001010101, result=11111111111111111111111111111111
# instruction_set=0100011111000101, result=11111111111111111111111111111111
```

00000000000000000000000000000000
11111111111111111111111111111111
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
11111111111111111111111111111111

Before Slti instruction

```
//SLTI
instruction_set = 16'b0111000001010101;
#`DELAY;
instruction_set = 16'b0111011111000001;
#`DELAY;

//LW
/*instruction_set = 16'b0000000001010101;
```

00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000111

After Slti instruction

```
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
VSIM 5> step -current
# instruction_set=0111000001010101, result=11111111111111111111111111111111
# instruction_set=0111011111000001, result=00000000000000000000000000000000
```

00000000000000000000000000000000
11111111111111111111111111111111
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000111

Before LW instruction

```
//LW
instruction_set = 16'b1000000001000001;
#`DELAY;
instruction_set = 16'b1000011111000101;
#`DELAY;

//SW
/*instruction_set = 16'b0000000001010101;
```

00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
00000000000000000000000000000011
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000111

After LW instruction

```
# instruction_set=1000000001000001, result=00000000000000000000000000000100
# instruction_set=1000011111000101, result=00000000000000000000000000000100
```

00000000000000000000000000000000
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000111
00000000000000000000000000000100
00000000000000000000000000000101
00000000000000000000000000000110
00000000000000000000000000000100

Before SW instruction

```
#`DELAY;

//LW
instruction_set = 16'b1000000001000001;
#`DELAY;
instruction_set = 16'b1000011111000101;
#`DELAY;*/

//SW
instruction_set = 16'b1001000001000001;
#`DELAY;
instruction_set = 16'b1001011111000101;
#`DELAY;
```

```
Dosya Düzen Biçim Görünüm Yardım
00000000000000000000000000000000
000000000000000000000000000010100 <-
00000000000000000000000000000010
00000000000000000000000000000011
000000000000000000000000000000100
000000000000000000000000000000101
000000000000000000000000000000110
000000000000000000000000000000111
000000000000000000000000000001000 <-
000000000000000000000000000001001
000000000000000000000000000001010
```

After SW instruction

```
# Loading work._32bit_and
# Loading work._32bit_and
# Loading work.data_memory
add wave -position insertpoint \
sim:/MiniMIPS_testbench/clock \
sim:/MiniMIPS_testbench/PC \
sim:/MiniMIPS_testbench/instruction_set \
sim:/MiniMIPS_testbench/result
/SIM 5> step -current
# instruction_set=1001000001000001, result=00000000000000000000000000000001
# instruction_set=1001011111000101, result=00000000000000000000000000000100
```

```
// memory data file (do not edit)
// instance=/MiniMIPS_testbench/mip
// format=bin addressradix=h data
00000000000000000000000000000000
00000000000000000000000000000000 <-
00000000000000000000000000000010
00000000000000000000000000000011
000000000000000000000000000000100
00000000000000000000000000000001
000000000000000000000000000000110
000000000000000000000000000000111
000000000000000000000000000000111 <-
000000000000000000000000000001001
```

All Mips Instruction and result

Here last instruction is sw but it working two times one instruction (i dont know why) but results is second and last one .

The screenshot shows a simulation environment with a transcript window and two data windows.

Transcript:

```
sim:/MiniMIPS_testbench/result
/SIM 5> step -current
# instruction_set=0000000001010000, result=00000000000000000000000000000000
# instruction_set=0000011111000000, result=00000000000000000000000000000011
# instruction_set=0000111011100001, result=000000000000000000000000000001010
# instruction_set=0000000011000001, result=000000000000000000000000000000110
# instruction_set=0000000011000001, result=000000000000000000000000000000101
# instruction_set=0000000011000001, result=0000000000000000000000000000001000
# instruction_set=0000000011000001, result=0000000000000000000000000000001100
# instruction_set=0000011101000010, result=111111111111111111111111111111110
# instruction_set=00000000110101010, result=000000000000000000000000000000000
# instruction_set=000000001010011, result=111111111111111111111111111111111
# instruction_set=0000010111000011, result=11111111111111111111111111111111000
# instruction_set=0000101001010100, result=111111111111111111111111111111110
# instruction_set=0000011111000100, result=11111111111111111111111111111111000
# instruction_set=0000000001010101, result=11111111111111111111111111111111001
# instruction_set=0000011111000101, result=000000000000000000000000000000111
# instruction_set=0001000010000001, result=0000000000000000000000000000001000
# instruction_set=0001011111000101, result=0000000000000000000000000000001000
# instruction_set=0010000001010101, result=000000000000000000000000000000101
# instruction_set=0010011111000101, result=0000000000000000000000000000000001
# instruction_set=0011000001010101, result=00000000000000000000000000000001011
# instruction_set=011011111000001, result=00000000000000000000000000000000000
# instruction_set=0011011111000101, result=0000000000000000000000000000000111
# instruction_set=0100000001010101, result=1111111111111111111111111111111101000
# instruction_set=0100011111000101, result=11111111111111111111111111111111000
# instruction_set=0111000001010101, result=111111111111111111111111111111111
# instruction_set=0001000001010101, result=00000000000000000000000000000000000
# instruction_set=1001000001000001, result=0000000000000000000000000000001000
# instruction_set=1001011111000101, result=00000000000000000000000000000010000
# instruction_set=1000000001000001, result=00000000000000000000000000000000000
# instruction_set=1000000001000001, result=111111111111111111111111111111111
# instruction_set=1000011111000101, result=0000000000000000000000000000000001000
# instruction_set=1000011111000101, result=111111111111111111111111111111111
```

data - Not Defteri:

```
// memory data file (do not edit)
// instance=/MiniMIPS_testbench/mip
// format=bin addressradix=h data
00000000000000000000000000000000
00000000000000000000000000000000 <-
00000000000000000000000000000010
00000000000000000000000000000011
000000000000000000000000000000100
00000000000000000000000000000001
000000000000000000000000000000110
000000000000000000000000000000111
000000000000000000000000000000111 <-
000000000000000000000000000001001
```

register - Not Defteri:

```
// memory data file (do not edit)
// instance=/MiniMIPS_testbench/mip
// format=bin addressradix=h data
00000000000000000000000000000000
00000000000000000000000000000000 <-
00000000000000000000000000000010
00000000000000000000000000000011
000000000000000000000000000000100
00000000000000000000000000000001
000000000000000000000000000000110
000000000000000000000000000000111
000000000000000000000000000000111 <-
000000000000000000000000000001001
```