A Survey on Neutral-Point-Clamped Inverters

Jose Rodriguez, *Senior Member, IEEE*, Steffen Bernet, *Member, IEEE*, Peter K. Steimer, *Fellow, IEEE*, and Ignacio E. Lizama

Abstract—Neutral-point-clamped (NPC) inverters are the most widely used topology of multilevel inverters in high-power applications (several megawatts). This paper presents in a very simple way the basic operation and the most used modulation and control techniques developed to date. Special attention is paid to the loss distribution in semiconductors, and an active NPC inverter is presented to overcome this problem. This paper discusses the main fields of application and presents some technological problems such as capacitor balance and losses.

Index Terms—Neutral-point-clamped (NPC) inverters.

I. Introduction

OST industrial processes need to increase efficiency and reduce production costs. This is achieved by increasing the size of installations and increasing the power of all electrical machines and equipment. This increase in power is reached in two ways: 1) by developing high-voltage semiconductors with voltage blocking capabilities of 3300, 4500, and 6500 V and 2) by developing a multilevel inverter. Now, it is possible to directly connect the power converter to the medium-voltage (MV) network.

At low voltage, there is a single topology that dominates the market: the voltage-source two-level inverter. However, at medium and high voltages, the situation is completely different. A wide variety of topologies share the market and the applications of industrial MV drives [1, Fig. 1]. In effect, for high-power applications, it is possible to use direct converters (cycloconverters) or indirect converters (with current or voltage dc link).

The continuous development of high-voltage insulated-gate bipolar transistors (IGBTs) and integrated-gate commutated thyristors (IGCTs) and the application of these power semiconductors in several multilevel voltage-source converter (VSC) topologies have led to a drastic increase of the nominal voltage and power ratings of self-commutated converters in recent years. Pulsewidth modulation (PWM) VSCs have replaced thyristor-based converters in a wide range of applications.

Manuscript received March 19, 2009; revised May 14, 2009; accepted July 14, 2009. Date of publication September 22, 2009; date of current version June 11, 2010.

- J. Rodriguez and I. E. Lizama are with the Department of Electronics Engineering, Universidad Técnica Federico Santa María, Valparaíso 110-V, Chile (e-mail: jrp@usm.cl; ilizama@elo.utfsm.cl).
- S. Bernet is with the Dresden University of Technology, 01069 Dresden, Germany (e-mail: steffen.bernet@tu-dresden.de).
- P. K. Steimer is with Power Electronics R&D, ABB Switzerland Ltd., 5300 Turgi, Switzerland (e-mail: peter.steimer@ch.abb.com).
- Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TIE.2009.2032430

This is largely due to substantial system advantages, such as increased availability due to ride through capability and/or a redundant converter design, drastically improved dynamic performance, extended operating range, reduced line harmonics, and an adjustable power factor at the point of common coupling.

Highly popular are the voltage-source multilevel inverters, which can be divided into three categories, according to their topology: neutral point clamped (NPC), flying capacitor (FLC), and cascade H-bridge [1], [2].

Among the high-power converters shown in Fig. 1, the NPC inverter introduced 25 years ago is the most widely used in all types of industrial applications [3], [4], in the range of 2.3 to 4.16 kV, with some applications up to 6 kV.

This paper presents a survey of the most relevant developments of this topology: concerning the modulation strategies and control methods, as well as the efficiency and use of power semiconductors. New topologies like the active NPC (ANPC) inverter are also discussed. Special attention is paid to the use of these inverters in nonregenerative and regenerative applications. Finally, the future of development in operation, control, and applications is highlighted.

II. DIODE-CLAMPED THREE-LEVEL INVERTER

A. Basic Operation of the Three-Level NPC Inverter

Fig. 2 shows the power circuit of the three-level diode-clamped inverter. The clamping diode dc is used to connect the neutral point N to the midpoint of the transistor. This neutral N, generating an additional voltage level, yields the name "three-level inverter."

Fig. 3 shows the switching state that generates a positive voltage, at a load terminal. In this case, transitions S_{a1} and S_{a2} are switched ON, giving the value $V_{aN} = V_{\rm dc}/2$, where $\overline{S_{yx}}$ is the inverted signal of S_{yx} (x=1,2 and y=a,b,c), in order to avoid forbidden states, like short circuits. Table I shows the conduction state to be generated.

B. Modulation and Control Strategies for Three-Level NPC Inverters

As shown in Fig. 4, today, there are three main methods established to control the behavior of the fundamental voltage generated by the three-level inverter to the load. These methods are as follows: 1) carrier-based PWM; 2) space vector modulation (SVM); and 3) selective harmonic elimination (SHE).




Fig. 1. Families of high-power converters.




Fig. 2. Power circuit of the three-level diode-clamped inverter.




Fig. 3. Working principle of the three-level NPC inverter. (a) Conduction state to generate a positive load voltage. (b) Positive load voltage. (c) Complete load voltage showing three levels.

All modulation and control methods can be applied to the motor side inverter or the side active front end (AFE) inputs.

1) Carrier-Based Three-Level PWM Modulation [5]–[9], [61]: This highly popular method is based on the comparison

TABLE I THREE-LEVEL SWITCHING STATE

Output Voltage	Gate	Signal	Switching State		
$ u_{aN}$	S_{a1}	S_{a2}	S_a		
V _{dc} / 2	1	1	(+)		
0	0	1	(0)		
$-V_{dc}$ / 2	1	0	(-)		




Fig. 4. Modulation methods for three-level diode-clamped inverter.




Fig. 5. Carrier-based PWM modulator.

of a sinusoidal reference v^* with two carriers v_{cr1} and v_{cr2} . As shown in Fig. 5, the logic is very simple

$$\begin{split} &\text{if } v^*\!>\!v_{cr1}\!\Rightarrow\!S_{a1}\!=\!\text{ON} & S_{a2}\!=\!\text{ON} & v_{aN}\!=\!\frac{V_{\text{dc}}}{2} \\ &\text{if } v_{cr2}\!<\!v^*\!<\!v_{cr1}\!\Rightarrow\!\overline{S_{a1}}\!=\!\text{ON} & S_{a2}\!=\!\text{ON} & v_{aN}\!=\!0 \\ &\text{if } v^*\!<\!v_{cr2}\!\Rightarrow\!\overline{S_{a1}}\!=\!\text{ON} & \overline{S_{a2}}\!=\!\text{ON} & v_{aN}\!=\!-\frac{V_{\text{dc}}}{2}. \end{split}$$

Today, the research on this modulation method is focused on the search for optimal switching sequences [5], operation at low




Fig. 6. Space vector modulator in three-level inverter.

modulation index [6], adaption to new topologies [7], [8], and reduction of common mode voltage [9].

2) Space Vector Modulator [10]–[15], [33], [60]: The three-level phase inverter has $3^3=27$ different switching states which generate different voltage vectors defined by

$$\overrightarrow{V}_{s} = \frac{2}{3}[V_{aN} + aV_{bN} + a^{2}V_{cN}] \tag{1}$$

where $a = e^{j(2\pi/3)}$. Fig. 6 shows the different voltages.

Vectors generate the three-level inverter. Some vectors have redundant switching states, meaning that they can be generated by more than one switching state. This is a very attractive feature that is used for the balance of capacitor voltages. In SVM, the reference vector v^* (see Fig. 6) is generated from the closet vectors using the following:

$$v^* = \overline{v} = \frac{1}{T_s} [V_1 \cdot t_1 + V_7 \cdot t_7 + V_{13} \cdot t_{13}]$$
 (2)

where \overline{v} is the mean value of the load voltage, T_s is the modulation period, and t_1 , t_7 , and t_{13} are the times for the application of vectors V_1 , V_7 , and V_{13} , respectively. The problem to be solved is the calculation of these times with the following restriction:

$$T_s = t_1 + t_7 + t_{13}. (3)$$

The modulator must also detect the position of the reference vector to identify the closest vectors [33].

Some recent research works are dedicated to the simplification of the modulation method [10], [11], implementation with field-programmable gate array [12], [14], and the reduction of dc-link capacitor [15]. Special care is taken to maintain a high-quality load voltage, operating at a very low switching sequence [13]. This is very important to reduce the losses of high-voltage semiconductors.

3) SHE [16], [34]–[36]: SHE is a very attractive option for the application in three-level inverters, because the equipment




Fig. 7. Three-level SHE.




Fig. 8. Control methods for three-level NPC inverters.




Fig. 9. Linear current control.

needs to operate at a very low switching frequency to reduce the semiconductors losses. Fig. 7 shows the load voltage generated by a three-level NPC inverter. Using three switching angles α_1 , α_2 , and α_3 and 90° symmetry, three harmonics can be controlled [34]. The strategy is to control the fundamental frequency and to eliminate harmonics five and seven using

$$M = \frac{4}{\pi} \sum_{i=1}^{3} (-1)^{i-1} \cos(\alpha_i)$$
 (4)

$$0 = \frac{4V_{dc}}{5\pi} \sum_{i=1}^{3} (-1)^{i-1} \cos(5\alpha_i)$$
 (5)

$$0 = \frac{4V_{\rm dc}}{7\pi} \sum_{i=1}^{3} (-1)^{i-1} \cos(7\alpha_i)$$
 (6)

where M is the modulation index.

Recent studies of SHE in multilevel inverters are designed to meet harmonic standards [34], [35] and to operate with a high number of levels and a reduced modulation index [36].

- 4) Linear Control [33]: Fig. 8 shows a short overview of control methods used in three-level NPC inverters:
 - 1) linear controller with pulsewidth modulators;
 - 2) direct torque control (DTC);
 - 3) predictive torque control.

The classical linear current control method is shown in Fig. 9. This standard and widely used solution needs to control the fundamental value of the load voltage. For this reason, it needs a carrier-based or SVM modulator [33].




Fig. 10. DTC in a three-level NPC inverter.

5) DTC [17], [18], [37]: For high-power drives using three-level NPC inverters, DTC is a well-established technology. This method is based directly on the torque equation of the machine

$$T_e = \frac{3}{2} p \frac{L_m}{L_s L_r - L_m^2} |\psi_s| \cdot |\psi_r| \sin(\theta_{sr}).$$
 (7)

This method uses a hysteresis controller for the torque and another for the flux, as shown in Fig. 10 [37]. A lookup table directly delivers the gate drive signal for the power semiconductors. A critical issue in high power is the control of the switching frequency. This is important when using DTC because hysteresis controllers operate with variable switching frequency. A constant and reduced switching frequency of no more then 500 Hz is achieved by controlling the width of the hysteresis [37]. A filter is used at the output of the inverter to improve the quality of the voltage.

One recent study compares the reduction of torque ripple when using a three-level NPC inverter instead of a two-level alternative [17]. Another recent work uses the sliding-mode technique to control the torque and flux with three-level NPC inverters [18].

6) Predictive Control [19], [20], [59], [63]: In recent years, increasing attention is being paid to the application of predictive control in the field of power electronics and electrical drives [38], [39].

Fig. 11 shows the block diagram of predictive current control in a three-level NPC inverter.

In this method, the inverter is modeled as a system with 27 different switching states, which generates 18 different voltage vectors of the load. Predictive control works according to the following steps.

- 1) A model of the load is used to predict the behavior of the variable to be controlled for each possible switching state.
- A cost function is defined, which represents the desired behavior of the system.




Fig. 11. Predictive current control of a three-level NPC inverter.

 The switching state that minimizes the cost function is selected and applied to the load in the next sampling interval.

For current control, the cost function to be selected is [20]

$$g = \left| i_{\alpha}^* - i_{\alpha}^p \right| + \left| i_{\beta}^* - i_{\beta}^p \right| \tag{8}$$

where i_{α}^* and i_{β}^* are the reference currents, and i_{α}^p and i_{β}^p are the predicted values of the currents.

By changing the cost function to

$$q = |T^* - T^p| + A \cdot |\psi^* - \psi^p| \tag{9}$$

a torque and flux control can be easily achieved. Here, T^* and ψ^* are the reference variables, and T^p and ψ^p are the predicted variables.

A recent work uses predictive control in an NPC AFE with direct power control [19].

Predictive control is a very promising alternative due to the following attractive features.

- 1) Concepts are very intuitive and easy to understand.
- 2) It can be applied to a wide variety of systems.
- 3) The multivariable case can be easily considered.
- 4) Dead times can be compensated.
- 5) Easy inclusion of nonlinearities in the model.
- 6) Simple treatment of constraints.

- 7) The resulting controller is easy to implement.
- 8) The methodology is open to include modifications and extensions depending on specific applications.

C. Balance of Capacitor Voltages [21]-[25], [62]

At the beginning of the NPC topology, there was a very strong critique of the balance in the dc-link capacitor voltages. This subject, the balance of the capacitor voltages, has been one of the most active research topics in high-power electronics. This problem has been solved using the redundancy capability of the NPC inverter.

For example, when using DTC (see Fig. 10), the difference of the capacitor voltages is measured and used to address a different lookup table in order to connect the voltage imbalance [37].

In predictive control, the balance of the capacitor voltages is achieved simply by adding an additional term to the cost function, as shown in the following:

$$g = |i_{\alpha}^* - i_{\alpha}^p| + \left|i_{\beta}^* - i_{\beta}^p\right| + A \cdot |V_{c1}^p - V_{c2}^p| \tag{10}$$

where V_{c1}^p and V_{c2}^p are the predictive values for the capacitor voltages, and A is a weighting factor that influences the importance of this term [20].

Still today, important research is being done to balance the capacitor voltages using different strategies [21]–[25].

D. NPC Topologies With Four and Five Levels [26]–[32]

In the last few years, four- and five-level NPC inverters have been studied to increase the power delivered to the load and to improve the quality of the voltage.

So far, these topologies have not found an industrial application; thus, they will be not discussed with more detail.

E. Advantages of Three-Level NPC Inverters

The three-level NPC VSC (3L-NPC-VSC) has several attractive features which explain its remarkable success on the market. Power electronic building blocks (PEBBs) on the basis of IGCTs and IGBTs and the low part count of power parts enable a modular design with excellent reliability and availability. Common dc bus configurations are available for multidrive and high-power applications. The converter can operate gridfriendly by means of the application of an additional sine filter or higher pulse transformers (12p and higher) for the AFE solution or by 12p, 18p, or 24p diode rectifiers. The simple inclusion of specific options like brake choppers or dv/dt—on the machine or transformer side—causes extraordinarily high flexibility. Finally, an excellent dynamic behavior can be achieved through advanced control schemes like vector control or DTC for applications with very high dynamic requirements, i.e., rolling mills.

F. Disadvantages of Three-Level NPC Inverters

Disadvantages include relatively high switching losses which limit the switching frequency to a couple hundred hertz [41], unsymmetrical semiconductor loss distribution (e.g., [38]–[41]), the necessity of a sine filter for standard machines (e.g., [44]), and the difficult extension of the voltage converter range for use by semiconductors with a higher blocking capability or a series connection of semiconductors (e.g., [42]).

III. 3L-ANPC-VSC

The main structural drawback of the 3L-NPC-VSC is the unequal loss distribution and the resulting unsymmetrical temperature distribution of the semiconductor junction [38]–[40], [53]–[55]. The most critical operating points which determine the maximum achievable output current of a 3L-NPC-VSC occur at the maximum (m = 1.155) and minimum modulation depths $(m \approx 0)$ at power factors of pf = 1 and pf = -1. Assuming a conventional three-level SVM, the outer switches (m=1.155) and the NPC diodes $(m\approx 0)$ experience maximum losses at the inverter operation (pf = 1), whereas the inverse diodes of the outer switches (m = 1.155) and the inner switches $(m \approx 0)$ generate maximum losses at the rectifier operation (pf = -1). At low fundamental frequencies (typically lower than 5 Hz) and modulation indices, a two-level SVM can be applied to achieve an improved junction temperature distribution of the semiconductors of one phase leg. The example in Fig. 12 shows the corresponding junction temperature distribution of one phase leg of a (4.16 kV and 2.1 MVA) 3L-NPC VSC using the state-of-the-art 6.5-kV IGBT modules.

If active switches are placed in both NPC branches, the unequal loss distribution can be substantially improved, and the circuit is called three-level ANPC VSC (3L-ANPC-VSC). Fig. 13 shows the circuit configuration of an IGBT 3L-ANPC-VSC. The topology was first introduced in 2001 [38]. Recent publications investigate the influence of different PWM schemes on the power semiconductor loss distribution [53], [55], [56], the fault tolerance ability of the converter [54], and the application of the three-level ANPC structure in multilevel ANPC VSCs (e.g., four-, five-, and seven-level ANPC VSCs) [57], [58]. Meanwhile, the first high-power MV drives on the basis of the 3L-ANPC-VSC are available in the market (Figs. 20 and 21). The structure and function of the 3L-ANPC-VSC are briefly summarized as follows.

A. Switching States

Consider a single phase leg of the ANPC VSC. In contrast to the conventional NPC converter, there is more than one switching state to connect the ac terminal to the midpoint (neutral point) of the dc link. By turning on T_{x5} and T_{x2} , the phase current can be conducted through the upper path of the neutral tap in both directions. In the same manner, by turning on T_{x6} and T_{x3} , the phase current can be conducted through the lower path of the neutral tap in both directions. While the upper NPC path is being used (T_{x6} and T_{x3} are in the OFF state), T_{x4} may be in the ON or OFF state. The same applies to T_{x1} during the conduction of the lower NPC path. The resulting four zero states are designated as "0L2," "0L1," "0U1," and "0U2" (Table II). In the "+" state, the switch T_{x6} is turned on to guarantee equal voltage sharing between T_{x3} and T_{x4} . In turn,




Fig. 12. Simulated average junction temperatures of a (4.16-kV and 2.1-MVA) 3L-NPC-VSC ($V_{\rm DC,n}=6.118$ kV, $i_{\rm ph,rms}=290$ A, $f_c=450$ Hz, $f_1=50$ Hz, $\vartheta_a=37$ °C, SVM, and IGBT modules: Eupec FZ600R65KF1). (a) m=1.15;~pf=1. (b) m=1.15;~pf=-1. (c) m=0.05,~pf=1. (d) m=0.05;~pf=-1.




Fig. 13. 3L-NPC-VSC with ANPC switches—ANPC VSC.

TABLE II SWITCHING STATES OF THE 3L-ANPC-VSC

	T_{x1}	T_{x2}	T_{x3}	T_{x4}	T_{x5}	T _{x6}
State "+"	1	1	0	0	0	1
State "0U2"	0	1	0	0	1	0
State "0U1"	0	1	0	1	1	0
State "0L1"	1	0	1	0	0	1
State "0L2"	0	0	1	0	0	1
State "-"	0	0	1	1	1	0

 T_{x5} is turned on in the "-" state to assure equal voltage sharing between T_{x1} and T_{x2} . Thus, the static balancing resistors across the switches can be saved [38].

Obviously, the distribution of conduction losses during the zero states can be controlled by the selection of the upper or lower NPC path. The conduction losses in the states "+" and "-" cannot be influenced.

B. Commutations

The commutations to or from the zero states determine the distribution of the switching losses. All commutations take place between one active switch and one diode. Even if more than two devices turn on or off, only one active switch and one diode experience essential switching losses.

For the following discussion, an operating condition with a positive phase current and a positive output voltage is assumed as an example. For a better comparison, the **conventional commutation** $+ \to \mathbf{0}$ without the use of the ANPC switches is recapitulated first [Fig. 14(a)]. The converter phase leg is switched from the positive dc rail "+" to the neutral tap "0." T_{x1} is turned off, and T_{x3} is turned on after a dead time. The current commutates from T_{x1} to D_{x5} . The switches T_{x2} and T_{x4} stay on and off, respectively. Essential turnoff losses occur in T_{x1} . During the opposite commutation $0 \to +$, all switching




Fig. 14. Commutations in the 3L-NPC-VSC and ANPC VSC for $i_{\rm ph}>0$ and $v_{\rm ph}>0$. (a) Conventional NPC commutation $(+\leftrightarrow0)$. (b) Type-1 commutation in ANPC VSC $(+\leftrightarrow0$ U2). (c) Type-3 commutation in ANPC VSC $(+\leftrightarrow0$ U1).




Fig. 15. Block diagram of the loss-balancing system.

transitions take place in the reverse order. The outer switch T_{x1} and the NPC diode D_{x5} experience turn-on and recovery losses, respectively.

The two major commutations from "+" to the zero states in the ANPC VSC are described subsequently. During the $commutation + \rightarrow 0U2$, the phase current commutates to the upper path of the neutral tap [Fig. 14(b)]. First, T_{x6} has to be turned off. Then, T_{x1} is turned off, and finally, T_{x5} is turned on after a dead time. For the chosen condition $i_{\rm ph} > 0$, this commutation behaves like the conventional commutation in the NPC VSC. T_{x1} experiences turnoff losses, and during the reverse commutation, $0U2 \rightarrow +T_{x1}$ and D_{x5} experience the corresponding turn-on and recovery losses. By the commutation $+ \rightarrow 0L1$, the phase current is forced to the lower path of the neutral tap [Fig. 14(c)]. In contrast to the previous case, T_{x1} remains in the ON state. T_{x2} is turned off, and T_{x3} is turned on after a dead time. Thus, the inner switch T_{x2} experiences turnoff losses. The turn-on and recovery losses during the reverse commutation $0L1 \rightarrow +$ occur in the inner switch T_{x2} and the inner diode D_{x3} , respectively.

According to [39], the two commutations $+\leftrightarrow 0$ U2 and $+\leftrightarrow 0$ L1 are designated as types 1 and 3, respectively. Type-1 commutations always take place between one outer switch or diode and one NPC switch or diode, e.g., between T_{x1} and D_{x5} for $i_{\rm ph}>0$ and $\nu_{\rm ph}>0$. Their switching losses can be shifted

to the inner devices applying the type-3 commutation. In the example, the losses of T_{x1} and D_{x5} are shifted to T_{x2} and D_{x3} . Analogously, this mechanism applies to all operating conditions. It can be used to distribute the switching losses among the semiconductors. Another commutation introduced in [2] as type 2 takes place between one outer and one inner device. With respect to the loss shifting, it can be seen as an intermediate stage between the type-1 and type-3 commutations. Therefore, it is not absolutely necessary and skipped here for the sake of simplicity.

IV. LOSS-BALANCING CONTROL

A feedback-controlled loss-balancing system was introduced to balance the switching losses within the 3L-ANPC-VSC (Fig. 15).

The loss-balancing system is inserted after the conventional PWM modulator for the 3L-NPC-VSC. It consists of two functional units: the online calculation of losses and junction temperatures, and the generation of gate signals for the 18 switches. Based on the estimated instantaneous junction temperatures and sampled phase currents, the "temperature and switch control unit" selects the most suitable commutations and zero states for the coming sampling period. The algorithm ensures that the semiconductor with the highest estimated junction temperature




Fig. 16. Simulated average junction temperatures of a (4.16-kV and 2.1-MVA) 3L-ANPC VSC with and without loss balancing $(V_{\rm DC,n}=6.118~{\rm kV},i_{\rm ph,rms}=290~{\rm A},f_c=450~{\rm Hz},f_1=50~{\rm Hz},\vartheta_a=37~{\rm ^{\circ}C},{\rm SVM},$ and IGBT modules: Eupec FZ600R65KF1). (a) m=1.15;pf=1. (b) m=1.15;pf=-1. (c) m=0.05;pf=1. (d) m=0.05;pf=1.

is not stressed with significant switching losses during the next commutation. Therefore, a distinctly improved loss and junction temperature distribution is achieved.

Assuming the aforementioned (4.16 kV and 2.1 MVA) 3L-(A)NPC-VSC, Fig. 16 shows that a proper selection of the commutations by a closed-loop junction temperature balancing scheme enables a distinctly more uniform junction temperature distribution. The more equal semiconductor junction temperature distribution enables an increase of the converter output current and power or, alternatively, an increase of the switching frequency. The possible increase of converter power and/or the switching frequency strongly depends on the applied power semiconductor, the loss distribution, and the cooling conditions. It is important to note that the loss-balancing scheme becomes more effective at increasing switching frequencies. As an example, the converter power can be increased by 15% (from $S_C = 2.8$ MVA to $S_C = 3.22$ MVA) for a device switching frequency of $f_s = 150$ Hz and by 52% (from $S_C = 1.2$ MVA to $S_C = 1.82$ MVA) at a device switching frequency of $f_s = 525$ Hz for the 4.16-kV 3L-NPC-VSC being considered [41].

Alternative to the feedback-controlled system reference, Brückner *et al.* [40] propose a lookup-table-based loss-balancing method which allows for a substantially simplified implementation of the loss-balancing system.

V. APPLICATIONS

An overview of the available pulsewidth-modulated industrial MV drives in the market is shown in Table III.

The majority of manufacturers offer VSCs with a different number of output voltage levels. Aside from the well-known two-level VSC, there are 3L-NPC-VSCs [46], [47], four-level FLC VSCs [48], [49], multilevel series-connected H-bridge (SCHB) VSCs (e.g., five-level SCHB VSCs, seven-

level SCHB VSCs, and nine-level SCHB VSCs) [50], [51], and five-level NPC H-Bridge VSCs. Even if one manufacturer (Allen Bradley) offers PWM current source inverters on the basis of symmetrical IGCTs, the VSC is the preferred topology in the market.

Fig. 17 shows the power circuit of a nonregenerative inverter for general purpose drives, based on IGCT semiconductor, which covers the range 0.3 to 5 MVA. A 12-pulse diode rectifier is used at the input to reduce input current harmonics. Versions with 18 and 24 pulse rectifiers are also used in the market. This solution is used in general applications like ventilators and pumps.

Fig. 18 shows the power circuit of a regenerative NPC inverter, which allows for power regeneration from the machine. This is achieved by including an NPC active front rectifier. This topology is used in a range of 3 to 27 MVA. Typical applications are roll mills, laminators, and downhill conveyors. With the development of very high power windmills of up to 5 MW, NPC inverters can also be used in this application, as shown in Fig. 19 [58].

VI. PCS8000 CONVERTER FOR PUMP STORAGE APPLICATIONS

Based on the ANPC converter technology, a new ANPC PEBB has been developed (see Fig. 20). It comprises two phase legs and is suitable for use in an H-bridge configuration. This new PEBB also features new IGCT semiconductor devices with increased turnoff capability and a du/dt snubber network for further increase of turnoff capability and reduction of switching losses. The ANPC PEBB is integrated into the PCS8000 Power Module with ratings as follows.

- 1) Output voltage: Un = 3600 VACrms.
- 2) Output current: In = 2600 AACrms.
- 3) DC current capability: Idc = 2750 A dc.

TABLE III				
MARKET OVERVIEW OF INDUSTRIAL	MV PWM DRIVES			

Manufacturer	Туре	Power	Voltage(kV)	Topology	Semiconductor	Control
	ACS 1000	0.3 – 5 MVA	2.3; 3.3; 4.0; 4.16	3L-NPC-VSC	IGCT	Direct Torque Control
ABB	ACS 5000	1.7 – 24 MVA	(4.16); 6.0; 6.6; 6.9	5L-NPC-HB- VSC	IGCT	Direct Torque Control
	ACS 6000	3 – 27 MVA	(2.3); 3; 3.3	3L-NPC-VSC	IGCT	Direct Torque Control
Allen Bradley	Power Flex 7000	0.15 – 6.7 (22.5) MVA	2.4; 3.3; 4.16; 6.6	PWM-CSI	SGCT	Vector Control
	VDM5000	1.4 – 7.2 MVA	2.3; 3.3; 4.2	2L-VSC	MV IGBT	Vector Control
Converteam	VDM6000	0.3 – 8 MVA	2.3; 3.3; 4.2	4L-FLC-VSC	MV IGBT	Vector Control
	VDM7000	7 – 9.5 MVA 6/8 MVA	3.3	3L-NPC-VSC	GTO PP-MV IGBT	Vector Control
Siemens	Perfect Harmony	0.3 - 30 MVA	2.3 - 13.8	ML-SCHB-VSC	LV (MV) IGBT	Vector Control
	Sinamics GM150	0.6 - 10.1 MVA	2.3; 3.3; 4.16; 6; 6.6	3L-NPC-VSC	MV IGBT	Vector Control
	Sinamics SM150	5 - 28 MVA	3.3	3L-NPC-VSC	IGCT	Vector Control




Fig. 17. Nonregenerative NPC inverter.




Fig. 18. Regenerative NPC inverter.

A key application of the new ANPC IGCT PEBB is in pump storage power plants. In systems with Francis turbines, Varspeed systems are increasingly being used to achieve the maximum efficiency throughout the operating range. Induction machines with wound rotors (doubly fed induction generator) are used instead of synchronous machines. To control the speed,




Fig. 19. Three-level inverter in wind generation.




Fig. 20. (Two phase legs in one mechanical assembly) 16-MVA ANPC IGCT PERB

large power converters operating at very low fundamental frequencies (5 Hz down to 0 Hz) are needed. Fig. 21 shows an example of a PCS8000 static frequency converter for such an application, comprising two ANPC IGCT PEBBs in the rectifier section (on the left) and three similar PEBBs in the inverter section (on the right). A very low inductance laminated dc bus bar connects the power modules in the back. This connects the power modules to the intermediate dc-link capacitor bank at the rear bottom of the converter frame. Due to its loss-balancing scheme for low-speed operation, the ANPC topology is clearly superior to the conventional NPC topology, as derating for the low-frequency operation can be avoided.

VII. COMMENTS AND CONCLUSION

It can be considered that the NPC inverter is a completely mature topology today, very well established in high-power applications.

The problem of balance in the capacitor voltages, originally considered as a drawback of this topology, is definitely solved using redundant states.



Fig. 21. PCS8000 converter module based on the ANPC IGCT PEBB.

Classical pulsewidth modulation, SVM, and SHE have been the preferred modulation techniques for operation with low switching frequency, as demanded by this topology. Hysteresis control (with limited switching frequency) is also highly used.

Passive NPC has unequal loss distribution among the semiconductors; this problem is solved using the ANPC.

For the control, DTC and field-oriented control are the standard solutions for speed control. For future development, predictive control appears as a very promising alternative due to its simplicity and very high performance.

The field of application of NPC inverters is permanently growing due to their compactness, efficiency, and good performance.

REFERENCES

- J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multi-level voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [2] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.
- [3] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep./Oct. 1981.
- [4] R. H Baker, "Bridge converter circuit," U.S. Patent 4 270 163, May 26, 1981.
- [5] J.-H. Kim, S.-K. Sul, and P. N. Enjeti, "A carrier-based PWM method with optimal switching sequence for a multilevel four-leg voltagesource inverter," *IEEE Trans. Ind. Appl.*, vol. 44, no. 4, pp. 1239–1248, Jul./Aug. 2008.
- [6] L. Ben-Brahim and S. Tadakuma, "A novel multilevel carrier-based PWM-control method for GTO inverter in low index modulation region," *IEEE Trans. Ind. Appl.*, vol. 42, no. 1, pp. 121–127, Jan./Feb. 2006.
- [7] P. C. Loh, F. Blaabjerg, and C. P. Wong, "Comparative evaluation of pulsewidth modulation strategies for Z-source neutral-point-clamped inverter," *IEEE Trans. Power Electron.*, vol. 22, no. 3, pp. 1005–1013, May 2007.

- [8] P. C. Loh, F. Blaabjerg, F. Gao, A. Baby, and D. A. C. Tan, "Pulsewidth modulation of neutral-point-clamped indirect matrix converter," *IEEE Trans. Ind. Appl.*, vol. 44, no. 6, pp. 1805–1814, Nov./Dec. 2008.
- [9] A. Videt, P. Le Moigne, N. Idir, P. Baudesson, and X. Cimetiere, "A new carrier-based PWM providing common-mode-current reduction and dc-bus balancing for three-level inverters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3001–3011, Dec. 2007.
- [10] A. K. Gupta and A. M. Khambadkone, "A space vector PWM scheme for multilevel inverters based on two-level space vector PWM," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1631–1639, Oct. 2006.
- [11] A. K. Gupta and A. M. Khambadkone, "A simple space vector PWM scheme to operate a three-level NPC inverter at high modulation index including overmodulation region, with neutral point balancing," *IEEE Trans. Ind. Appl.*, vol. 43, no. 3, pp. 751–760, May/Jun. 2007.
- [12] H. Hu, W. Yao, and Z. Lu, "Design and implementation of three-level space vector PWM IP core for FPGAs," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2234–2244, Nov. 2007.
- [13] A. R. Beig, G. Narayanan, and V. T. Ranganathan, "Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 486–494, Feb. 2007.
- [14] O. Lopez, J. Alvarez, J. Doval-Gandoy, F. D. Freijedo, A. Nogueiras, A. Lago, and C. M. Penalver, "Comparison of the FPGA implementation of two multilevel space vector PWM algorithms," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, pp. 1537–1547, Apr. 2008.
- [15] S. Busquets-Monge, J. D. Ortega, J. Bordonau, J. A. Beristain, and J. Rocabert, "Closed-loop control of a three-phase neutral-pointclamped inverter using an optimized virtual-vector-based pulsewidth modulation," *IEEE Trans. Ind. Electron.*, vol. 55, no. 5, pp. 2061–2071, May 2008.
- [16] L. G. Franquelo, J. Napoles, R. C. P. Guisado, J. I. Leon, and M. A. Aguirre, "A flexible selective harmonic mitigation technique to meet grid codes in three-level PWM converters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3022–3029, Dec. 2007.
- [17] X. del Toro Garcia, A. Arias, M. G. Jayne, and P. A. Witting, "Direct torque control of induction motors utilizing three-level voltage source inverters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 2, pp. 956–958, Feb. 2008.
- [18] S. Ryvkin, R. Schmidt-Obermoeller, and A. Steimel, "Sliding-mode-based control for a three-level inverter drive," *IEEE Trans. Ind. Electron.*, vol. 55, no. 11, pp. 3828–3835, Nov. 2008.
- [19] G. Abad, M. A. Rodriguez, and J. Poza, "Three-level NPC converter-based predictive direct power control of the doubly fed induction machine at low constant switching frequency," *IEEE Trans. Ind. Electron.*, vol. 55, no. 12, pp. 4417–4429, Dec. 2008.
- [20] R. Vargas, P. Cortes, U. Ammann, J. Rodriguez, and J. Pontt, "Predictive control of a three-phase neutral-point-clamped inverter," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2697–2705, Oct. 2007.
- [21] O. Bouhali, B. Francois, E. M. Berkouk, and C. Saudemont, "DC link capacitor voltage balancing in a three-phase diode clamped inverter controlled by a direct space vector of line-to-line voltages," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1636–1648, Sep. 2007.
- [22] R. M. Tallam, R. Naik, and T. A. Nondahl, "A carrier-based PWM scheme for neutral-point voltage balancing in three-level inverters," *IEEE Trans. Ind. Appl.*, vol. 41, no. 6, pp. 1734–1743, Nov./Dec. 2005.
- [23] Z. Pan, F. Z. Peng, K. A. Corzine, V. R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," *IEEE Trans. Ind. Appl.*, vol. 41, no. 6, pp. 1698–1706, Nov./Dec. 2005.
- [24] Z. Pan and F. Z. Peng, "Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems," *IEEE Trans. Power Electron.*, vol. 21, no. 1, pp. 211–218, Jan. 2006.
- [25] J. Holtz and N. Oikonomou, "Neutral point potential balancing algorithm at low modulation index for three-level inverter medium-voltage drives," *IEEE Trans. Ind. Appl.*, vol. 43, no. 3, pp. 761–768, May/Jun. 2007.
- [26] M. M. Renge and H. M. Suryawanshi, "Five-level diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating induction motor drives," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1598–1607, Jul. 2008.
- [27] S. Busquets-Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1751–1758, Jul. 2008.
- [28] S. Busquets-Monge, J. Bordonau, and J. Rocabert, "A virtual-vector pulsewidth modulation for the four-level diode-clamped dc-ac converter," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1964–1972, Jul. 2008.

- [29] P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-Fed induction motor drive with common-mode voltage elimination and dc-link capacitor voltage balancing using only the switching-state redundancy—Part I," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2600– 2608, Oct. 2007.
- [30] P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and dc-link capacitor voltage balancing using only the switchingstate redundancy—Part II," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2609–2617, Oct. 2007.
- [31] M. Saeedifard, R. Iravani, and J. Pou, "Analysis and control of dccapacitor-voltage-drift phenomenon of a passive front-end five-level converter," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3255–3266, Dec. 2007.
- [32] K. Sano and H. Fujita, "Voltage-balancing circuit based on a resonant switched-capacitor converter for multilevel inverters," *IEEE Trans. Ind. Appl.*, vol. 44, no. 6, pp. 1768–1776, Nov./Dec. 2008.
- [33] J. Holtz, "Pulsewidth modulation—A survey," *IEEE Trans. Ind. Electron.*, vol. 39, no. 5, pp. 410–420, Oct. 1992.
- [34] H. S. Patel and R. G. Hoft, "Generalized techniques of harmonic elimination and voltage control in thyristor inverters: Part I—Harmonic elimination," *IEEE Trans. Ind. Appl.*, vol. IA-9, no. 3, pp. 310–317, May 1973.
- [35] J. Pontt, J. Rodriguez, and R. Huerta, "Mitigation of noneliminated harmonics of SHEPWM three-level multipulse three-phase active front end converters with low switching frequency for meeting standard IEEE-519-92," *IEEE Trans. Power Electron.*, vol. 19, no. 6, pp. 1594–1600, Nov. 2004.
- [36] S. Sirisukprasert, J.-S. Lai, and T.-H. Liu, "Optimum harmonic reduction with a wide range of modulation indexes for multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 875–881, Aug. 2002.
- [37] A. Sapin, P. K. Steimer, and J.-J. Simond, "Modeling, simulation, and test of a three-level voltage-source inverter with output *LC* filter and direct torque control," *IEEE Trans. Ind. Appl.*, vol. 43, no. 2, pp. 469–475, Mar./Apr. 2007.
- [38] T. Brückner and S. Bernet, "Loss balancing in three-level voltage source inverters applying active NPC switches," in *Proc. IEEE Power Electron. Spec. Conf.*, Vancouver, BC, Canada, 2001, pp. 1135–1140.
- [39] T. Brückner, S. Bernet, and H. Güldner, "The active NPC converter and its loss-balancing control," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 855–868, Jun. 2005.
- [40] T. Brückner, S. Bernet, and P. K. Steimer, "Feedforward loss control of three-level active NPC converters," *IEEE Trans. Ind. Appl.*, vol. 43, no. 6, pp. 1588–1596, Nov./Dec. 2007.
- [41] J. Sayago, T. Brückner, and S. Bernet, "How to select the system voltage of MV drives—A comparison of semiconductor expenses," *IEEE Trans. Ind. Electron.*, vol. 55, no. 9, pp. 3381–3390, Sep. 2008.
- [42] P. K. Steimer, O. Apeldoorn, B. Ødegård, S. Bernet, and T. Brückner, "Very high power IGCT PEBB technology," in *Proc. IEEE Power Electron. Spec. Conf.*, Recife, Brazil, 2005, pp. 1–7.
- [43] S. Bernet, E. Carroll, P. Streit, O. Apeldoorn, P. Steimer, and S. Tschirley, "Design, test and characteristics of 10-kV integrated gate commutated thyristors," *IEEE Ind. Appl. Mag.*, vol. 11, no. 2, pp. 53–61, Mar./Apr. 2005.
- [44] S. Bernet, "Recent developments of high power converters for industry and traction applications," *IEEE Trans. Power Electron.*, vol. 15, no. 6, pp. 1102–1117, Nov. 2000.
- [45] P. K. Steimer, O. Apeldoorn, B. Odegard, S. Bernet, and T. Bruckner, "Very high power PEBB technology," in *Proc. Power Electron. Appl.*, Eur. Conf., Sep. 11–14, 2005, p. 11.
- [46] H.-P. Krug, T. Kume, and M. Swamy, "Neutral point three-level general purpose inverter—Features, benefits and applications," in *Proc. IEEE PESC*, Aachen, Germany, Jun. 2004, pp. 323–328.
- [47] J. Rodríguez, J. Pontt, G. Alzamora, R. Huerta, S. Kouro, P. Cortés, and P. Lezana, "Resonances in a high power active front end rectifier system," *IEEE Trans. Ind. Electron.*, vol. 52, no. 2, pp. 482–488, Apr. 2005.
- [48] G. Beinhold, R. Jakob, and M. Nahrstaedt, "A new range of medium voltage multilevel inverter drives with floating capacitor technology," in *Proc. 9th EPE*, Graz, Austria, 2001, pp. 5–6.
- [49] R. Jakob, "Application of the 4-level flying capacitor in medium voltage drives," in *Proc. Tutorial Multilevel Inverters, PESC*, Aachen, Germany, Jun. 2004.
- [50] P. Hammond, "A new approach to enhance power quality for medium voltage ac drives," *IEEE Trans. Ind. Appl.*, vol. 33, no. 1, pp. 202–208, Jan./Feb. 1997.

- [51] M. Koyama, Y. Shimomura, H. Yamaguchi, M. Mukunoki, H. Okayama, and S. Mizoguchi, "Large capacity high efficiency three-level GCT inverter system for steel rolling mill drives," in *Proc. EPE*, Graz, Austria, 2001.
- [52] S. R. Pulikanti, M. S. A. Dahidah, and V. G. Agelidis, "SHE-PWM switching strategies for active neutral point clamped multilevel converters," in *Proc. AUPEC*, Sydney, Australia, Dec. 14–17, 2008, pp. 1–7.
- [53] J. Li, A. Q. Huang, S. Bhattacharya, and G. Tan, "Three-level active neutral-point-clamped (ANPC) converter with fault tolerant ability," in *Proc. IEEE APEC*, Feb. 2009, pp. 840–845.
- [54] D. Floricau, E. Floricau, and G. Gateau, "Three-level active NPC converter: PWM strategies and loss distribution," in *Proc. IEEE IECON*, Nov. 2008, pp. 3333–3338.
- [55] D. Floricau, E. Floricau, and M. Dumitrescu, "Natural doubling of the apparent switching frequency using three-level ANPC converter," in *Proc. ISNCC Conf. Rec.*, Lágow, Poland, Jun. 2008, pp. 1–6.
- [56] C. Haederli, P. Ladoux, T. Meynard, G. Gateau, and A.-M. Lienhardt, "Neutral point control in multi level converters applying novel modulation schemes," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2006, pp. 1–8.
- [57] P. Barbosa, P. Steimer, J. Steinke, M. Winkelnkemper, and N. Celanovic, "Active-neutral-point-clamped (ANPC) multilevel converter technology," in *Proc. IEEE Power Electron. Spec. Conf.*, Recife, Brasil, Jun. 2005, p. 10.
- [58] M. Malinowski, S. Stynski, W. Kolomyjski, and M. P. Kazmierkowski, "Control of three-level PWM converter applied to variable-speed-type turbines," *IEEE Trans. Ind. Electron.*, vol. 56, no. 1, pp. 69–77, Jan. 2009.
- [59] J. D. Barros and J. F. Silva, "Optimal predictive control of three-phase NPC multilevel converter for power quality applications," *IEEE Trans. Ind. Electron.*, vol. 55, no. 10, pp. 3670–3681, Oct. 2008.
- [60] J. I. Leon, S. Vazquez, R. Portillo, L. G. Franquelo, J. M. Carrasco, P. W. Wheeler, and A. J. Watson, "Three-dimensional feedforward space vector modulation applied to multilevel diode-clamped converters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 1, pp. 101–109, Jan. 2009.
- [61] J. Zaragoza, J. Pou, S. Ceballos, E. Robles, P. Ibaez, and J. L. Villate, "A comprehensive study of a hybrid modulation technique for the neutralpoint-clamped converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 294–304, Feb. 2009.
- [62] J. Zaragoza, J. Pou, S. Ceballos, E. Robles, C. Jaen, and M. Corbalan, "Voltage-balance compensator for a carrier-based modulation in the neutral-point-clamped converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 305–314, Feb. 2009.
- [63] M. A. Perez, P. Cortes, and J. Rodriguez, "Predictive control algorithm technique for multilevel asymmetric cascaded H-bridge inverters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 12, pp. 4354–4361, Dec. 2008.



Jose Rodriguez (M'81–SM'94) received the Engineer degree from the Universidad Técnica Federico Santa María, Valparaíso, Chile, in 1977, and the Dr.-Ing. degree from the University of Erlangen, Erlangen, Germany, in 1985, both in electrical engineering.

Since 1977, he has been with the Department of Electronics Engineering, Universidad Técnica Federico Santa María, where he was the Director of the department from 2001 to 2004 and is currently a Professor. From 2004 to 2005, he was the Vice

Rector of Academic Affairs and, since 2005, has been the Rector of the same university. During his sabbatical leave in 1996, he was responsible for the Mining Division of Siemens Corporation, Santiago, Chile. He has extensive consulting experience in the mining industry, particularly in the application of large drives such as cycloconverter-fed synchronous motors for semiautogenous grinding mills, high-power conveyors, and controlled ac drives for shovels and power-quality issues. He has directed more than 40 R&D projects in the field of industrial electronics. He coauthored more than 250 journal and conference papers and contributed one book chapter. His research group was recognized as one of the two Centers of Excellence in Engineering in Chile from 2005 to 2008. His main research interests include multilevel inverters, new converter topologies, control of power converters, and adjustable-speed drives.

Prof. Rodriguez has been an active Associate Editor of the IEEE TRANS-ACTIONS ON POWER ELECTRONICS and IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS since 2002. He served as a Guest Editor for the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS in six instances [Special Sections on Matrix Converters (in 2002), Multilevel Inverters (in 2002), Modern Rectifiers (in 2005), High Power Drives (in 2007), Predictive Control of Power Converters and Drives (in 2008), and Multilevel Inverters (in 2009)]. He received the Best Paper Award from the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS in 2007.



Steffen Bernet (M'97) received the Diploma in electrical engineering from the Dresden University of Technology, Dresden, Germany, in 1990 and the Ph.D. degree in electrical engineering from Ilmenau University of Technology, Ilmenau, Germany, in 1995.

During 1995 and 1996, he was a Postdoctoral Researcher with the Department of Electrical and Computer Engineering, University of Wisconsin, Madison. In 1996, he was with ABB Corporate Research, Heidelberg, Germany, where he led the

Electrical Drive Systems Group. From 1999 to 2000, he was a Subprogram Manager responsible for the ABB research in the areas "power electronic systems," "drives," and "electric machines." From 2001 to 2007, he was Professor for power electronics with Berlin University of Technology, Berlin, Germany. Since June 2007, he has been a Professor with the Dresden University of Technology. During the past 17 years, he has conducted comprehensive research on power semiconductors, static power converters, and ac motor drives. He published more than 90 papers in the field of power electronics.

Dr. Bernet was the recipient of the 2005 Second Prize Paper Award of the IEEE Power Electronics Specialists Conference and IEEE Industry Applications Society Committee Second Prize Paper awards from the industrial power converter committee and the power electronic devices and components committee.



Peter K. Steimer (M'86–SM'07–F'09) received the M.Sc. and Ph.D. degrees from the Swiss Federal Institute of Technology, Zurich, Switzerland, in 1981 and 1991, respectively. In 2002, he successfully graduated in the program "Mastering Technology Enterprise" of IMD International, Lausanne, Switzerland, which is a management school for executive education.

From 1994 to 1997, he was responsible for ABB's high impact program focused on the development of the new integrated-gate commutated thyristor power

semiconductor technology. In 1998–1999, he was an Adjunct Professor with the University of Wisconsin, Madison. Since 1999, he has been with ABB Switzerland Ltd., Turgi, Switzerland, where he is responsible for the technology and innovation management of ABB's business unit for medium-voltage drives and power electronics systems. His research interests are high-power semiconductors, multilevel topologies, and new applications. He is the inventor or coinventor of more than 30 patents and authored or coauthored more than 80 technical papers.



Ignacio E. Lizama was born in Santiago, Chile, in 1984. He received the B.S. and M.Sc. degrees in electronic engineering from the Universidad Técnica Federico Santa María, Valparaíso, Chile.

He is currently with the Department of Electronics Engineering, Universidad Técnica Federico Santa María. His research interests include current sources rectifiers in low frequency, current source inverters, predictive control of power converters, and the development of control based on field-programmable gate arrays and dSPACE.