

GEBZE TECHNICAL UNIVERSITY

CSE 331/503 Computer Organization

Homework # 4

Ahmet YAZICI

1801042639

The Truth Table for the Main Control

	000	000	001	0011	0100	010	0110	0111	1000	1001
		1	0			1				
	R-type	addi	andi	ori	nori	beq	bne	slti	lw	sw
RegDst	1	0	0	0	0	x	x	x	x	x
ALUSrc	0	1	1	1	1	0	0	1	1	1
MemtoReg	0	0	0	0	0	x	x	0	1	x
RegWrite	1	1	1	1	1	0	0	1	1	0
MemRead	0	0	0	0	0	0	0	0	1	0
MemWrite	0	0	0	0	0	0	0	0	0	1
Branch	0	0	0	0	0	1	1	0	0	0
IsEqual	0	0	0	0	0	1	0	0	0	0
ALUop(Symbolic)	r	add	and	or	nor	sub	sub	slt	add	add
ALUop2	1	0	0	1	1	0	0	1	0	0
ALUop1	1	1	1	0	0	0	0	1	0	0
ALUop2	1	0	1	0	1	1	1	0	0	0

The Truth Table for the ALU Control

Instruction opcode	P2 P1 P0 ALUop	F2 F1 F0 Function	Desired ALU action	C2 C1 C0 ALU control
lw	000	xxx	add	000
sw	000	xxx	add	000
beq	001	xxx	sub	010
bne	001	xxx	sub	010
addi	010	xxx	add	000
andi	011	xxx	and	110
ori	100	xxx	or	111
nori	101	xxx	nor	101
slti	110	xxx	slt	100
r-type	111	000	and	110
r-type	111	001	add	000
r-type	111	010	sub	010
r-type	111	011	xor	001
r-type	111	100	nor	101
r-type	111	101	or	111



Testbench Results

-Main Control

```
# ****-Main-Control- time = 0 ****
# OpCode = 0000
# RegDst = 1
# ALUSrc = 0
# MemtoReg = 0
# RegWrite = 1
# MemRead = 0
# MemWrite = 0
# Branch = 0
# IsEqual = 0
# ALUop(2-1-0) = 111
#
# ****-Main-Control- time = 5 ****
# OpCode = 0110
# RegDst = 0
# ALUSrc = 0
# MemtoReg = 0
# RegWrite = 0
# MemRead = 0
# MemWrite = 0
# Branch = 1
# IsEqual = 0
# ALUop(2-1-0) = 001
#
# ****-Main-Control- time = 10 ****
# OpCode = 0101
# RegDst = 0
# ALUSrc = 0
# MemtoReg = 0
# RegWrite = 0
# MemRead = 0
# MemWrite = 0
# Branch = 1
# IsEqual = 1
# ALUop(2-1-0) = 001
#
# ****-Main-Control- time = 15 ****
# OpCode = 1000
# RegDst = 0
# ALUSrc = 1
# MemtoReg = 1
# RegWrite = 1
# MemRead = 1
# MemWrite = 0
# Branch = 0
# IsEqual = 0
# ALUop(2-1-0) = 000
#
```

R-Type

bne

beq

lw

-ALU Control

```
# ****-ALU-Control- time = 0 ****
# ALUOp = 010
# func = 000      addi
# ALUctr = 000
# ****-ALU-Control- time = 5 ****
# ALUOp = 111
# func = 011      xor
# ALUctr = 001
# ****-ALU-Control- time = 10 ****
# ALUOp = 000
# func = 011      lw/sw
# ALUctr = 000
# ****-ALU-Control- time = 15 ****
# ALUOp = 011
# func = 011      andi
# ALUctr = 110
# ****-ALU-Control- time = 20 ****
# ALUOp = 001
# func = 011      beq/bne
# ALUctr = 010
```

-Sign Extend

```
# ****-SignExtend- time = 0 ****
# 6bit-input = 111111
# 32bit-Sign-Extended-Version = 00000000000000000000000001111111
#
# ****-SignExtend- time = 5 ****
# 6bit-input = 010101
# 32bit-Sign-Extended-Version = 000000000000000000000000010101
#
```

-Instruction Memory

# ****-Instruction Memory- time = 0 ****	
# PC = 00000000000000000000000000000000	new inst
# instruction = 0001000001000001	
#	
# ****-Instruction Memory- time = 5 ****	
# PC = 00000000000000000000000000000001	pc+1
# instruction = 0001000001000001	
#	
# ****-Instruction Memory- time = 10 ****	
# PC = 00000000000000000000000000000001	new inst
# instruction = 00010000010000010	
#	
# ****-Instruction Memory- time = 15 ****	
# PC = 00000000000000000000000000000010	pc+1
# instruction = 00010000010000010	
#	
# ****-Instruction Memory- time = 20 ****	
# PC = 00000000000000000000000000000010	new inst
# instruction = 0101001010000010	
#	
# ****-Instruction Memory- time = 25 ****	
# PC = 00000000000000000000000000000011	pc+1
# instruction = 0101001010000010	
#	
# ****-Instruction Memory- time = 30 ****	
# PC = 00000000000000000000000000000011	new inst
# instruction = 0001000001000010	
#	
# ****-Instruction Memory- time = 35 ****	
# PC = 000000000000000000000000000000100	pc+1
# instruction = 0001000001000010	
#	
# ****-Instruction Memory- time = 40 ****	
# PC = 000000000000000000000000000000100	new inst
# instruction = 0001000001000011	
#	


(The instructions in testbench not the final instructions)

-Registers

```
# ****-Registers- time = 0 ****
# WriteData = 00000000000000000000000000000001
# ReadReg1 = 001
# ReadReg2 = 010
# WriteReg = 011
# RegWriteSignal = 0
# ReadData1 = 00000000000000000000000000000001
# ReadData2 = 00000000000000000000000000000010
# WrittenRegisterData = 00000000000000000000000000000011
#
# ****-Registers- time = 5 ****
# WriteData = 00000000000000000000000000000001
# ReadReg1 = 001
# ReadReg2 = 010
# WriteReg = 011
# RegWriteSignal = 1
# ReadData1 = 00000000000000000000000000000001
# ReadData2 = 00000000000000000000000000000010
# WrittenRegisterData = 00000000000000000000000000000011
#
# ****-Registers- time = 10 ****
# WriteData = 00000000000000000000000000000001
# ReadReg1 = 001
# ReadReg2 = 010
# WriteReg = 011
# RegWriteSignal = 1
# ReadData1 = 00000000000000000000000000000001
# ReadData2 = 00000000000000000000000000000010
# WrittenRegisterData = 00000000000000000000000000000011
#
```



File Edit Format View Help

[illegible]

File Edit Format View Help

[illegible]

-Data Memory

```
# ****-Data Memory- time = 0 ****
# WriteData = 00000000000000000000000000000001
# Address = 00000000000000000000000000000001
# MemWriteSignal = 0
# MemReadSignal = 1
# ReadData = 000000000000000000000000000010100
# WrittenDataMemory = 000000000000000000000000000010100
#
# ****-Data Memory- time = 5 ****
# WriteData = 00000000000000000000000000000001
# Address = 00000000000000000000000000000001
# MemWriteSignal = 1
# MemReadSignal = 0
# ReadData = 00000000000000000000000000000000
# WrittenDataMemory = 00000000000000000000000000000001
#
```

[illegible]

-MiniMIPS

instruction.txt - Notepad

File Edit Format View Help

```
0000_101_010_001_000
0000_000_111_001_000
0000_010_011_001_001
0000_001_001_001_001
0000_101_010_001_010
0000_001_001_001_010
0000_101_010_001_011
0000_000_111_001_011
0000_101_010_001_100
0000_000_111_001_100
0000_101_010_001_101
0000_000_111_001_101
0001_011_001_000101
0001_000_001_001011
0010_111_001_000000
0010_000_001_111111
0011_111_001_000000
0011_000_001_111111
0100_111_001_000000
0100_000_001_111111
0111_010_001_000001
0111_010_001_000011
1000_000_001_000010
1000_010_001_000001
1001_000_001_000001
1001_001_001_000011
0101_000_000_000001
0001_000_001_000111
0101_000_001_000001
0001_000_001_000111
0110_000_001_000001
0001_000_001_000111
0110_000_000_000001
0001_000_001_000111
```

I used these instructions to test all the instructions twice.
For testing the beq and bne, I added extra addi instructions.
To make the test easier to understand, I always save the results
in the register 1(\$1) and print out the register 1.

The arrows show the content of register 1(\$1) is changing. The result of operation stores in register 1.

# ****-MiniMIPS- time = 0 # Instruction = 0000101010001000 # Result = 00000000000000000000000000000000 # register[1] = 00000000000000000000000000000001 #	and \$1,\$5,\$2 \$5=101 \$2=010
# ****-MiniMIPS- time = 10 # Instruction = 0000000111001000 # Result = 00000000000000000000000000000000 # register[1] = 00000000000000000000000000000000 #	and \$1,\$0,\$7 \$0=000 \$7=111
# ****-MiniMIPS- time = 20 # Instruction = 0000010011001001 # Result = 00000000000000000000000000000001 # register[1] = 00000000000000000000000000000000 #	add \$1,\$2,\$3 \$2=010 \$3=011
# ****-MiniMIPS- time = 30 # Instruction = 0000001001001001 # Result = 00000000000000000000000000000101 # register[1] = 00000000000000000000000000000101 #	add \$1,\$1,\$1 \$1=101
# ****-MiniMIPS- time = 40 # Instruction = 0000101010001010 # Result = 00000000000000000000000000000001 # register[1] = 00000000000000000000000000000101 #	sub \$1,\$5,\$2 \$5=101 \$2=010
# ****-MiniMIPS- time = 50 # Instruction = 0000001001001010 # Result = 00000000000000000000000000000000 # register[1] = 00000000000000000000000000000011 #	sub \$1,\$1,\$1 \$1=011
# ****-MiniMIPS- time = 60 # Instruction = 0000101010001011 # Result = 00000000000000000000000000000011 # register[1] = 00000000000000000000000000000000 #	xor \$1,\$5,\$2 \$5=101 \$2=010
# ****-MiniMIPS- time = 70 # Instruction = 0000000111001011 # Result = 00000000000000000000000000000011 # register[1] = 00000000000000000000000000000011 #	xor \$1,\$0,\$7 \$0=000 \$7=111
# ****-MiniMIPS- time = 80 # Instruction = 0000101010001100 # Result = 11111111111111111111111111111000 # register[1] = 00000000000000000000000000000011 #	nor \$1,\$5,\$2 \$5=101 \$2=010

```

# ****-MiniMIPS- time = 80
# Instruction = 0000101010001100
# Result = 11111111111111111111111111111111000
# register[1] = 000000000000000000000000000000000111
#
# ****-MiniMIPS- time = 90
# Instruction = 0000000111001100
# Result = 11111111111111111111111111111111000
# register[1] = 11111111111111111111111111111111000
#
# ****-MiniMIPS- time = 100
# Instruction = 0000101010001101
# Result = 000000000000000000000000000000000111
# register[1] = 11111111111111111111111111111111000
#
# ****-MiniMIPS- time = 110
# Instruction = 0000000111001101
# Result = 000000000000000000000000000000000111
# register[1] = 000000000000000000000000000000000111
#
# ****-MiniMIPS- time = 120
# Instruction = 0001011001000101
# Result = 0000000000000000000000000000000001000
# register[1] = 000000000000000000000000000000000111
#
# ****-MiniMIPS- time = 130
# Instruction = 0001000001001011
# Result = 0000000000000000000000000000000001011
# register[1] = 0000000000000000000000000000000001000
#
# ****-MiniMIPS- time = 140
# Instruction = 0010111001000000
# Result = 0000000000000000000000000000000000000
# register[1] = 0000000000000000000000000000000001011
#
# ****-MiniMIPS- time = 150
# Instruction = 0010000001111111
# Result = 0000000000000000000000000000000000000
# register[1] = 000000000000000000000000000000000000
#
# ****-MiniMIPS- time = 160
# Instruction = 0011111001000000
# Result = 0000000000000000000000000000000000111
# register[1] = 000000000000000000000000000000000000
#
# ****-MiniMIPS- time = 170
# Instruction = 0011000001111111
# Result = 000000000000000000000000000000000011111
# register[1] = 000000000000000000000000000000000111
#

```

nor \$1,\$5,\$2 \$5=101 \$2=010
 ←
 nor \$1,\$0,\$7 \$0=000 \$7=111
 ←
 or \$1,\$5,\$2 \$5=101 \$2=010
 ←
 or \$1,\$0,\$7 \$0=000 \$7=111
 ←
 addi \$1,\$3,000101 \$3=011 imm=000101
 ←
 addi \$1,\$3,001011 \$0=000 imm=001011
 ←
 andi \$1,\$7,000000 \$7=111 imm=000000
 ←
 andi \$1,\$0,111111 \$0=000 imm=111111
 ←
 ori \$1,\$7,000000 \$7=111 imm=000000
 ←
 ori \$1,\$0,111111 \$0=000 imm=111111
 ←

[illegible]

since $rs=rt$, `addi(next inst)` instruction should be skipped

```

# ****-MiniMIPS- time = 260
# Instruction = 0101000000000001
# Result = 00000000000000000000000000000000
# register[r1] = 00000000000000000000000000000011
#
# ****-MiniMIPS- time = 270
# Instruction = 0101000001000001
# Result = 11111111111111111111111111111101
# register[r1] = 00000000000000000000000000000011
#
# ****-MiniMIPS- time = 280
# Instruction = 0001000001000111
# Result = 00000000000000000000000000000011
# register[r1] = 00000000000000000000000000000011
#
# ****-MiniMIPS- time = 290
# Instruction = 0110000001000001
# Result = 1111111111111111111111111111001
# register[r1] = 00000000000000000000000000000011
#
# ****-MiniMIPS- time = 300
# Instruction = 0110000000000001
# Result = 00000000000000000000000000000000
# register[r1] = 00000000000000000000000000000011
#
# ****-MiniMIPS- time = 310
# Instruction = 0001000001000111
# Result = 00000000000000000000000000000011
# register[r1] = 00000000000000000000000000000011
#
# ****-MiniMIPS- time = 320
# Instruction = xxxxxxxxxxxxxxxxxx
# Result = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
# register[r1] = 00000000000000000000000000000011
#

```


Registers before and after execution.

[illegible][illegible]

Data memory before and after execution.

[illegible][illegible]