

LatticeMico8 to WISHBONE Interface Adapter

February 2009 Reference Design RD1043

Introduction

The LatticeMico8™ (LM8) 8-bit microcontroller is an open IP licensed core that is easily configured for FPGA devices. This versatile microcontroller provides a wide range of capabilities with minimal device resources.

The WISHBONE interface is a flexible, multipurpose general interface bus. With the increasing number of WISHBONE-capable open-source designs and intellectual property (IP), system design can be greatly simplified.

To bridge the power and interoperability of both LatticeMico8 and the WISHBONE interface, this reference design provides logic to adapt the LM8 external I/O to a WISHBONE master interface.

Functional Description

The LM8 to WISHBONE adapter uses the upper address lines to decode each individual slave device. The number of address lines used for this is configurable, with the number of decoded slaves equaling 2^N address lines used.

Based on this address decoding, the desired device is enabled. The logic used for the adapter is shown in Figure 1.

Figure 1. LM8 to WISHBONE Logic




Table 1. Pin List

Pin	I/O	Description				
WISHBONE Interface	VISHBONE Interface					
clk_i	I	Clock input - Common signal to LM8, WISHBONE Adapter, and WISHBONE slave devices.				
rst_i	I	Reset input - Synchronous, active-high. Common signal to LM8, WISHBONE Adapter, and WISHBONE slave devices.				
wb_ack_i[N]	I	WISHBONE acknowledge - Each WISHBONE slave asserts its ack_o when a cycle has terminated normally.				
wb_dat_i[N*8]	I	WISHBONE data in - Combined (concatenated) data from each WISHBONE slave data_o[7:0 output.				
wb_stb_o[N]	0	WISHBONE strobe - A signal generated by the master unique to the slave device selected.				
wb_we_o	0	WISHBONE write enable - A signal generated by the master to indicate write cycles.				
wb_sel_o	0	WISHBONE select - Indicates which byte(s) will be used for the current cycle. For the 8-bit only LM8, this signal is one bit wide.				
wb_cyc_o	0	WISHBONE cycle - Indicates that a cycle is in progress.				
wb_dat_o[7:0]	0	WISHBONE data output - 8-bit data from master.				
wb_adr_o[]	0	WISHBONE address - Address generated by the master after decoding the address from LM				
LM8 Interface	_M8 Interface					
lm8_addr[]	I	LM8 address - Generated during read and write cycles.				
lm8_ext_io_rd	I	LM8 I/O read - Indicates the current cycle is an external I/O read.				
lm8_ext_io_wr	I	LM8 I/O write - Indicates the current cycle is an external I/O write.				
Im8_ext_io_din[7:0]	0	LM8 data input - Data sent back to LM8 from the external I/O reads.				
Im8_ext_io_dout[7:0]	I	LM8 data output - Data from LM8 on external I/O writes.				
lm8_io_ready	I	LM8 ready - Held low by the external device until it has read or written the data.				


Since LM8 supports only single transfers and is 8 bits wide, cyc_o and sel_o are logically identical. A cycle is in progress when LM8 is reading or writing, and the active data lines are limited to [7:0].

The outputs to each slave device are all common, with the exception of stb_o. This output is unique per device, generated from the address decoding. A WISHBONE slave responds only when its stb_i input signal is asserted.

Each slave indicates normal termination of a cycle by asserting its ack_o output. This is driven back to the LM8 ext_io_ready input, inserting LM8 wait states and holding its I/O outputs constant until the slave device no longer requires their presence. The stb_o output from the LatticeMico8 WISHBONE Interface Adapter is de-asserted on the next clock cycle, as required by the WISHBONE specification.

Connections from the LatticeMico8 WISHBONE Interface Adapter to the slave devices are shown in Figure 2.

Figure 2. WISHBONE Interconnect



Note: clk and rst signals are common to LM8 and the WISHBONE adapter and slave devices.

Implementation

Table 2. Performance and Resource Utilization¹

Device Family	Speed Grade	I/Os	f _{MAX} (MHz)	Utilization (LUTs)	Architecture Resources
MachXO ²	-5	N/A ³	N/A	58 ⁴	N/A

- Performance and utilization characteristics are generated using Lattice ispLEVER® 7.2 software. The data in this table is based on the
 results from a representative part number, as indicated in the corresponding footnotes. Results may vary if a different device density, package or speed grade is used.
- $2. \ \ LCMXO1200C\text{-}5FT256C \ used for performance and utilization information.}$
- 3. Signals for this design typically interconnect other internal logic and do not impact external device I/O utilization.
- 4. Varies with configuration. Utilization shown using three address bits to decode eight devices.

Technical Support Assistance

Hotline: 1-800-LATTICE (North America)

+1-503-268-8001 (Outside North America)

e-mail: techsupport@latticesemi.com

Internet: www.latticesemi.com

Revision History

Date	Version	Change Summary
February 2009	01.0	Initial release.