# Synopsys Synplify Pro for Lattice

Attribute Reference Manual

November 2018



## **Copyright Notice and Proprietary Information**

© 2018 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### **Disclaimer**

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at

http://www.synopsys.com/Company/Pages/Trademarks.aspx.
All other product or company names may be trademarks of their respective owners.

# **Third-Party Links**

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

Synopsys, Inc. 690 East Middlefield Road Mountain View, CA 94043 www.synopsys.com

November 2018

# Contents

Chapte	er 1: Introduction
	ributes and Directives are Specified
Summary	y of Attributes and Directives10
Summary	y of Global Attributes
Chapte	er 2: Attributes and Directives
black black full call loc loop parall pragn syn_a syn_a syn_c syn_	s and Directives Summary       13         k_box_pad_pin       15         k_box_tri_pins       20         case       23

syn_insert_pad
syn_isclock
syn_keep125
syn_looplimit
syn_maxfan133
syn_multstyle
syn_netlist_hierarchy
syn_noarrayports
syn_noclockbuf
syn_noclockpad
syn_noprune
syn_pad_type
syn_pipeline
syn_preserve
syn_probe
syn_ramstyle193
syn_reduce_controlset_size
syn_reference_clock
syn_replicate211
syn_romstyle
syn_safe_case
syn_safefsm_pipe224
syn_sharing
syn_shift_resetphase
syn_smhigheffort236
syn_srlstyle
syn_state_machine244
syn_tco< <i>n</i> >
syn_tpd< <i>n</i> >253
syn_tristate
syn_tsu< <i>n</i> >
syn_use_carry_chain
syn_useenables
syn_useioff
translate_off/translate_on



#### CHAPTER 1

# Introduction

This document is part of a set that includes reference and procedural information for the Synopsys® FPGA synthesis tool.

This document describes the attributes and directives available in the tool. The attributes and directives let you direct the way a design is analyzed, optimized, and mapped during synthesis.

This chapter includes the following introductory information:

- How Attributes and Directives are Specified, on page 8
- Summary of Attributes and Directives, on page 10
- Summary of Global Attributes, on page 11

# How Attributes and Directives are Specified


By definition, *attributes* control mapping optimizations and *directives* control compiler optimizations. Because of this difference, directives must be entered directly in the HDL source code or through a compiler design constraint file. Attributes can be entered either in the source code, in the SCOPE Attributes tab, or manually in a constraint file. For detailed procedures on different ways to specify attributes and directives, see Specifying Attributes and Directives, on page 102 in the *User Guide*.

Verilog files are case sensitive, so attributes and directives must be entered exactly as presented in the syntax descriptions. For more information about specifying attributes and directives using C-style and Verilog 2001 syntax, see Verilog Attribute and Directive Syntax, on page 102.

#### The SCOPE Attributes Tab

This section describes how to enter attributes using the SCOPE Attributes tab. To use the SCOPE spreadsheet, use this procedure:

- 1. Start with a compiled design, then open the SCOPE window.
- 2. Scroll if needed and click the Attributes tab.



3. Click in the Attribute cell and use the pull-down menus to enter the appropriate attributes and their values.

The Attributes panel includes the following columns.

(Required) Turn this on to enable the constraint.  Specifies the type of object to which the attribute is assigned. Choose from the pull-down list, to filter the	
assigned. Choose from the pull-down list, to filter the	
(Required) Specifies the object to which the attribute is attached. This field is synchronized with the Attribute field, so selecting an object here filters the available choices in the Attribute field. You can also drag and drop an object from the RTL or Technology view into this column.	
(Required) Specifies the attribute name. You can choose from a pull-down list that includes all available attributes for the specified technology. This field is synchronized with the Object field. If you select an object first, the attribute list is filtered. If you select an attribute first, the synthesis tool filters the available choices in the Object field. You must select an attribute before entering a value.	
(Required) Specifies the attribute value. You must specify the attribute first. Clicking in the column displays the default value; a drop-down arrow lists available values where appropriate.	
Specifies the kind of value for the attribute. For example, string or boolean.	
Contains a one-line description of the attribute.	
Contains any comments you want to add about the attributes.	

For more details on how to use the Attributes panel of the SCOPE spreadsheet, see Specifying Attributes Using the SCOPE Editor, on page 105 in the *User Guide*.

When you use the SCOPE spreadsheet to create and modify a constraint file, the proper define\_attribute or define\_global\_attribute statement is automatically generated for the constraint file. The following shows the syntax for these statements as they appear in the constraint file.

define\_attribute {object} attributeName {value}

define\_global\_attribute attributeName {value}

object	The design object, such as module, signal, input, instance, port, or wire name. The object naming syntax varies, depending on whether your source code is in Verilog or VHDL format. See <a href="mailto:syn_black_box">syn_black_box</a> , on page 44 for details about the syntax conventions. If you have mixed input files, use the object naming syntax appropriate for the format in which the object is defined. Global attributes, since they apply to an entire design, do not use an <i>object</i> argument.
attributeName	The name of the synthesis attribute. This must be an attribute, not a directive, as directives are not supported in constraint files.
value	String, integer, or boolean value.

See Summary of Global Attributes, on page 11 for more details on specifying global attributes in the synthesis environment.

# Summary of Attributes and Directives

The following sections summarize the synthesis attributes and directives:

- Summary of Global Attributes, on page 11
- Chapter 2, Attributes and Directives

For detailed descriptions of individual attributes and directives, see the individual attributes and directives, which are listed in alphabetical order.

# Summary of Global Attributes

Design attributes in the synthesis environment can be defined either globally, (values are applied to all objects of the specified type in the design), or locally, values are applied only to the specified design object (module, view, port, instance, clock, and so on). When an attribute is set both globally and locally on a design object, the local specification overrides the global specification for the object.

In general, the syntax for specifying a global attribute in a constraint file is:

#### define\_global\_attribute attribute\_name {value}

The table below contains a list of attributes that can be specified globally in the synthesis environment. For complete descriptions of any of the attributes listed below, see Attributes and Directives Summary, on page 13.

Global Attribute	Can Also Be Set On Design Objects	
syn_allow_retiming	Х	
syn_allowed_resources	X	
syn_dspstyle	Х	
syn_noarrayports		
syn_ramstyle	Х	
syn_reduce_controlset_size		
syn_replicate	x	
syn_romstyle	Х	
syn_srlstyle	x	
syn_useioff	X	



#### **CHAPTER 2**

# **Attributes and Directives**

All attributes and directives supported for synthesis are listed in alphabetical order. Each command includes syntax, option and argument descriptions, and examples. You can apply attributes and directives globally or locally on a design object.

# Attributes and Directives Summary

The following attributes and directives are listed in alphabetical order.

black_box_pad_pin	black_box_tri_pins	
full_case	loc	
loop_limit	parallel_case	
pragma translate_off/pragma translate_on	syn_allow_retiming	
syn_allowed_resources	syn_black_box	
syn_direct_enable	syn_direct_reset	
syn_direct_set	syn_dspstyle	
syn_encoding	syn_enum_encoding	
syn_force_pads	syn_force_seq_prim	
syn_gatedclk_clock_en	syn_gatedclk_clock_en_polarity	

syn_global_buffers	syn_hier
syn_insert_buffer	syn_insert_pad
syn_isclock	syn_keep
syn_looplimit	syn_maxfan
syn_multstyle	syn_netlist_hierarchy
syn_noarrayports	syn_noclockbuf
syn_noclockpad	syn_noprune
syn_pad_type	syn_pipeline
syn_preserve	syn_probe
syn_ramstyle	syn_reduce_controlset_size
syn_reference_clock	syn_replicate
syn_romstyle	syn_safe_case
syn_safefsm_pipe	syn_sharing
syn_shift_resetphase	syn_smhigheffort
syn_srlstyle	syn_state_machine
syn_tco <n></n>	syn_tpd <n></n>
syn_tristate	syn_tsu <n></n>
syn_use_carry_chain	syn_useenables
syn_useioff	translate_off/translate_on

## black\_box\_pad\_pin

#### Directive

Specifies that the pins on a black box are I/O pads visible to the outside environment.

#### black\_box\_pad\_pin Values

Value	Description	
portName	Specifies ports on the black box that are I/O pads.	

#### **Description**

Used with the syn\_black\_box directive and specifies that pins on black boxes are I/O pads visible to the outside environment. To specify more than one port as an I/O pad, list the ports inside double-quotes ("), separated by commas, and without enclosed spaces.

To instantiate an I/O from your programmable logic vendor, you usually do not need to define a black box or this directive. The synthesis tool provides predefined black boxes for vendor I/Os. For more information, refer to your vendor section under FPGA and CPLD Support.

The black\_box\_pad\_pin directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 44 for a list of the associated directives.

#### black box pad pin Values Syntax

The following support applies for the black\_box\_pad\_pin attribute.

Global Support	Object
No	Verilog module or VHDL architecture declared for a black box

This table summarizes the syntax in different files:

Verilog	<pre>object /* synthesis black_box_pad_pin = portList */;</pre>	Verilog Example
VHDL	attribute black_box_pad_pin of object. objectType is portList,	VHDL Example

#### Where

- *object* is a module or architecture declaration of a black box.
- *portList* is a spaceless, comma-separated list of the names of the ports on black boxes that are I/O pads.
- *objectType* is a string in VHDL code.

#### **Verilog Example**

This example shows how to specify this attribute in the following Verilog code segment:

```
module BBDLHS(D,E,GIN,GOUT,PAD,Q)
   /* synthesis syn black box black box pad pin="GIN[2:0],Q" */;
```

#### VHDL Example

This example shows how to specify this attribute in the following VHDL code:

```
library AI;
use ieee.std logic 1164.all;
Entity top is
generic (width : integer := 4);
   port (in1,in2 : in std logic vector(width downto 0);
   clk : in std logic;
   q : out std logic vector (width downto 0)
   );
end top;
architecture top1 arch of top is
component test is
   generic (width1 : integer := 2);
      port (in1,in2 : in std logic vector(width1 downto 0);
      clk : in std logic;
      q : out std logic vector (width1 downto 0)
   );
```


```
end component;
attribute syn_black_box : boolean;
attribute black_box_pad_pin : string;
attribute syn_black_box of test : component is true;
attribute black_box_pad_pin of test : component is
    "in1(4:0), in2[4:0], q(4:0)";

begin
    test123 : test generic map (width) port map (in1,in2,clk,q);
end top1_arch;
```


#### Effect of Using black\_box\_pad\_pin

The following example shows the effect of applying the attribute.

#### Before using black box pad pin



#### After using black box pad pin



## black\_box\_tri\_pins

Directive

Specifies that an output port on a black box component is a tristate.

#### black\_box\_tri\_pins Values

Value	Description
portName	Specifies an output port on the black box that is a tristate.

#### **Description**

Used with the syn\_black\_box directive and specifies that an output port on a black box component is a tristate. This directive eliminates multiple driver errors when the output of a black box has more than one driver. To specify more than one tristate port, list the ports inside double-quotes ("), separated by commas (,), and without enclosed spaces.

The black\_box\_tri\_pins directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 44 for a list of the associated directives.

#### black\_box\_tri\_pins Values Syntax

The following support applies for the black\_box\_tri\_pins attribute.

Global S	upport	Object	
No Verilog module or VHDL architecture declared for a 1		e declared for a black box	
This tab	le sumr	narizes the syntax in different files:	
Verilog	object /*	synthesis black_box_tri_pins = portList */;	Verilog Example
VHDL	attribute portList,	black_box_tri_pins of object. objectType is	VHDL Example

#### Where

- *object* is a module or architecture declaration of a black box.
- *portList* is a spaceless, comma-separated list of the tristate output port names.
- *objectTupe* is a string in VHDL code.

#### **Verilog Example**

Here is an example with a single port name:

```
module BBDLHS(D,E,GIN,GOUT,PAD,Q)
/* synthesis syn black box black box tri pins="PAD" */;
```

Here is an example with a list of multiple pins:

```
module bb1(D,E,tri1,tri2,tri3,Q)
/* synthesis syn black box black box tri pins="tri1,tri2,tri3" */;
```

For a bus, you specify the port name followed by all the bits on the bus:

```
module bb1(D,bus1,E,GIN,GOUT,Q)
   /* synthesis syn black box black box tri pins="bus1[7:0]" */;
```

### **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
package my components is
component BBDLHS
   port (D: in std logic;
         E: in std logic;
         GIN : in std logic;
         GOUT : in std logic;
         PAD : inout std logic;
         Q: out std logic);
end component;
attribute syn black box : boolean;
attribute syn black box of BBDLHS : component is true;
attribute black box tri pins : string;
attribute black box tri pins of BBDLHS: component is "PAD";
end package my components;
```

Multiple pins on the same component can be specified as a list:

```
attribute black_box_tri_pins of bb1 : component is
  "tri,tri2,tri3";
```

To apply this directive to a port that is a bus, specify all the bits on the bus:

```
attribute black_box_tri_pins of bb1 : component is "bus1[7:0]";
```

### full case

#### Directive

For Verilog designs only. Indicates that all possible values have been given, and that no additional hardware is needed to preserve signal values.

#### full case Values

Value	Description
1 (Default)	All possible values have been given and no additional hardware is needed to preserve signal values.

#### **Description**

For Verilog designs only. When used with a case, casex, or casez statement, this directive indicates that all possible values have been given, and that no additional hardware is needed to preserve signal values.

#### full case Values Syntax

This table summarizes the syntax in the following file type:

Verilog	<pre>object /* synthesis full_case */;</pre>	Verilog Examples	
---------	--	------------------	--

#### **Verilog Examples**

The following casez statement creates a 4-input multiplexer with a pre-decoded select bus (a decoded select bus has exactly one bit enabled at a time):

```
module muxnew1 (out, a,
b, c, d, select);
output out;
                              select[3f]
input a, b, c, d;
                                          un1 select 3
input [3:0] select;
                                  ि⊃
req out;
                                  always @(select or a or b
                                                                              Out ]
                                                                       0
or c or d)
                                                                     out
                                          un1 select 4
begin
   casez (select)
      4'b???1: out = a;
      4'b??1?: out = b;
       4 \cdot b?1??: out = c;
       4'b1???: out = d;
                                          un1_select 5
   endcase
end
endmodule.
                                                        un1_select_6
```

This code does not specify what to do if the select bus has all zeros. If the select bus is being driven from outside the current module, the current module has no information about the legal values of select, and the synthesis tool must preserve the value of the output out when all bits of select are zero. Preserving the value of out requires the tool to add extraneous level-sensitive latches if out is not assigned elsewhere through every path of the always block. A warning message like the following is issued:

"Latch generated from always block for signal out, probably missing assignment in branch of if or case."

If you add the full\_case directive, it instructs the synthesis tool not to preserve the value of out when all bits of select are zero.

```
module muxnew3 (out, a, b, c, d, select);
output out;
input a, b, c, d;
input [3:0] select;
reg out;
always @(select or a or b or c or d)
```

```
begin
   casez (select) /* synthesis full_case */
     4'b???1: out = a;
     4'b??1?: out = b;
     4'b?1??: out = c;
     4'b1???: out = d;
   endcase
end
endmodule
```

If the select bus is decoded in the same module as the case statement, the synthesis tool automatically determines that all possible values are specified, so the full case directive is unnecessary.

#### Assigned Default and full\_case

As an alternative to full\_case, you can assign a default in the case statement. The default is assigned a value of 'bx (a 'bx in an assignment is treated as a "don't care"). The software assigns the default at each pass through the casez statement in which the select bus does not match one of the explicitly given values; this ensures that the value of out is not preserved and no extraneous level-sensitive latches are generated.

The following code shows a default assignment in Verilog:

```
module muxnew2 (out, a, b, c, d, select);
output out;
input a, b, c, d;
input [3:0] select;
req out;
always @(select or a or b or c or d)
begin
   casez (select)
      4'b???1: out = a;
      4'b??1?: out = b;
      4'b?1??: out = c;
      4'b1???: out = d;
      default: out = 'bx;
   endcase
end
endmodule
```

Both techniques help keep the code concise because you do not need to declare all the conditions of the statement. The following table compares them:

Default Assignment	full_case
Stays within Verilog to get the desired hardware	Must use a synthesis directive to get the desired hardware
Helps simulation debugging because you can easily find that the invalid select is assigned a 'bx	Can cause mismatches between pre- and post-synthesis simulation because the simulator does not use full_case

#### loc

#### Attribute

Specifies pin locations for Lattice I/Os, instances, and registers and forward-annotates them to the place-and-route tool.

Vendor	Technology
Lattice	All

#### **Description**

The loc attribute specifies pin locations for Lattice I/Os, instances, and registers, and forward-annotates them to the place-and-route tool. If the attribute is on a bus, the software writes out bit-blasted constraints for forward-annotation. This attribute can only be specified in a constraint file.

Refer to the Lattice databook for valid pin location values.

#### loc Syntax

# Global Support Object No Lattice I/Os, instances, registers

#### **FDC Example**

define\_attribute {portName} loc {pinLocations}

pinLocations is a comma-separated list of pin locations.

The following example assigns a pad location to all bits of a bus:

define\_attribute {DATA0[3:0]} loc {P14,P12,P11,P5}

## loop limit

Directive

Verilog

Specifies a loop iteration limit for a for loop in a Verilog design when the loop index is a variable, not a constant.

#### loop\_limit Values

Value	Description
1 - 1999	Overrides the default loop limit of 2000 in the RTL.

#### **Description**

For Verilog designs only.

Specifies a loop iteration limit for a for loop on a per-loop basis when the loop index is a variable, not a constant. The compiler uses the default iteration limit of 1999 when the exit or terminating condition does not compute a constant value, or to avoid infinite loops. The default limit ensures the effective use of runtime and memory resources.

If your design requires a variable loop index or if the number of loops is greater than the default limit, use the loop\_limit directive to specify a new limit for the compiler. If you do not, you get a compiler error. You must hard code the limit at the beginning of the loop statement. The limit cannot be an expression. The higher the value you set, the longer the runtime.

Alternatively, you can use the set\_option looplimit command (Loop Limit GUI option) to set a global loop limit that overrides the default of 2000 loops in the RTL. To use the Loop Limit option on the Verilog tab of the Implementation Options panel, see Verilog Panel, on page 368 in the Command Reference.

**Note:** VHDL applications use the syn\_looplimit directive (see syn\_looplimit, on page 131).

#### loop limit Values Syntax

The following support applies for the loop\_limit directive.

#### Global Support Object

Yes Specifies the beginning of the loop statement.

This table summarizes the syntax in the following file:

Verilog /\* synthesis loop limit integer \*/ loopStatement

Verilog Example

#### **Verilog Example**

The following is an example where the loop limit is set to 2000:

```
module test(din,dout,clk);
input[1999 : 0] din;
input clk;
output[1999 : 0] dout;
reg[1999 : 0] dout;
integer i;
always @(posedge clk)
begin
    /* synthesis loop_limit 2000 */
    for(i=0;i<=1999;i=i+1)
    begin
        dout[i] <= din[i];
    end
end
end
endmodule</pre>
```

#### Effect of Using loop\_limit

#### Before using loop\_limit

If the code has more than 2000 loops and the attribute is not set, the tool will produce an error.

```
@E:CS162 : loop_limit.v(10) | Loop iteration limit 2000 exceeded -
add '// synthesis loop limit 4000' before the loop construct
```

### After using loop\_limit

Code with more than 2000 loops will not produce the loop\_limit error.

### parallel\_case

Directive

For Verilog designs only. Forces a parallel-multiplexed structure rather than a priority-encoded structure.

#### **Description**

case statements are defined to work in priority order, executing (only) the first statement with a tag that matches the select value. The parallel\_case directive forces a parallel-multiplexed structure rather than a priority-encoded structure.

If the select bus is driven from outside the current module, the current module has no information about the legal values of select, and the software must create a chain of disabling logic so that a match on a statement tag disables all following statements.

However, if you know the legal values of select, you can eliminate extra priority-encoding logic with the parallel\_case directive. In the following example, the only legal values of select are 4'b1000, 4'b0100, 4'b0010, and 4'b0001, and only one of the tags can be matched at a time. Specify the parallel\_case directive so that tag-matching logic can be parallel and independent, instead of chained.

#### parallel case Syntax

The following support applies for the parallel\_case directive.

#### Global Support Object

No A case, casex, or casez statement declaration
--

This table summarizes the syntax in the following file type:

Verilog	object /* synthesis parallel_case */	Verilog Example
---------	--------------------------------------	-----------------


#### **Verilog Example**

You specify the directive as a comment immediately following the select value of the case statement.

```
module muxnew4 (out, a, b, c, d, select);
output out;
input a, b, c, d;
input [3:0] select;
reg out;
always @(select or a or b or c or d)
begin
   casez (select) /* synthesis parallel case */
      4'b???1: out = a;
      4'b??1?: out = b;
      4'b?1??: out = c;
      4'b1???: out = d;
      default: out = 'bx;
   endcase
end
endmodule
```

If the select bus is decoded within the same module as the case statement, the parallelism of the tag matching is determined automatically, and the parallel case directive is unnecessary.

#### Effect of Using parallel\_case



# pragma translate\_off/pragma translate\_on

#### Directive

Allows you to synthesize designs originally written for use with other synthesis tools without needing to modify source code. All source code that is between these two directives is ignored during synthesis.

#### **Description**

Another use of these directives is to prevent the synthesis of stimulus source code that only has meaning for logic simulation. You can use pragma translate\_off/translate\_on to skip over simulation-specific lines of code that are not synthesizable.

When you use pragma translate\_off in a module, synthesis of all source code that follows is halted until pragma translate\_on is encountered. Every pragma translate\_off must have a corresponding pragma translate\_on. These directives cannot be nested, therefore, the pragma translate\_off directive can only be followed by a pragma translate\_on directive.

**Note:** See also, translate\_off/translate\_on, on page 284. These directives are implemented the same in the source code.

This table summarizes the syntax in the following file type:

Verilog	/* pragma translate_off */ /* pragma translate_on */ /*synthesis translate_off */ /*synthesis translate_on */	Verilog Example	
VHDL	pragma translate_off pragma translate_on synthesis translate_off synthesis translate_on	VHDL Example	_

#### Verilog Example

```
module test(input a, b, output dout, Nout);
assign dout = a + b;

//Anything between pragma translate_off/translate_on is ignored by
    the synthesis tool hence only

//the adder circuit above is implemented, not the multiplier
    circuit below:


/* synthesis translate_off */ assign Nout = a * b;
/* synthesis translate_on */
endmodule
```

#### VHDL Example


```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity test is
port (
     a : in std logic vector(1 downto 0);
        b: in std logic vector(1 downto 0);
        dout : out std logic vector(1 downto 0);
        Nout : out std logic vector(3 downto 0)
         );
end;
architecture rtl of test is
begin
     dout <= a + b;
--Anything between pragma translate off/translate on is ignored by
the synthesis tool hence only
--the adder circuit above is implemented not the multiplier circuit
below:
--pragma translate off
       Nout <= a * b;
--pragma translate on
end:
```


### Effect of Using pragma translate\_off/pragma translate\_on

Before applying the attribute:



After applying the attribute:





## syn\_allow\_retiming

#### Attribute

Determines if registers can be moved across combinational logic to improve performance.

Vendor	Technology	Synthesis Tool
Lattice	iCE40, iCE40UP	Synplify Pro

#### syn allow retiming values

1   true	Allows registers to be moved during retiming.
0   false	Does not allow retimed registers to be moved.

#### **Description**

The syn\_allow\_retiming attribute determines if registers can be moved across combinational logic to improve performance.

The attribute can be applied either globally or to specific registers. Typically, you enable the global Retiming option in the UI (or the set\_option -retiming 1 switch in Tcl) and use the syn\_allow\_retiming attribute to disable retiming for specific objects that you do not want moved. Do not use the syn\_allow\_retiming attribute with the Fast Synthesis flow.

#### syn\_allow\_retiming Syntax

Global	Object
Yes	Register

You can specify the attribute in the following files:

FDC	define_attribute {register} syn_allow_retiming {1 0} define_global_attribute syn_allow_retiming {1 0}	FDC Example
Verilog	object I* synthesis syn_allow_retiming = 0   1 */;	Verilog Example
VHDL	attribute syn_allow_retiming of object: objectType is true   false;	VHDL Example

## **FDC Example**

define\_attribute {register} syn\_allow\_retiming {1|0} define\_global\_attribute syn\_allow\_retiming {1|0}

Ena	le Object Type	Object	Attribute	Value	Value Type	Description
•	<any></any>	<global></global>	syn_allow_retiming	1	boolean	Controls retiming of reg

### **Verilog Example**

object /\* synthesis syn\_allow\_retiming = 0 | 1 \*/;

Here is an example of applying it to a register:

```
module parity_check (clk,data,count_one);
input clk;
input [20:0]data;
output reg [3:0]count_one /* synthesis syn_allow_retiming=1*/;
integer i;
reg parity= 1'b1;
always @(posedge clk)
begin
    for (i=0; i<21; i=i+1)
        if (data[i] == parity)
            count_one<=count_one+1;
end
endmodule</pre>
```

### **VHDL Example**

attribute syn\_allow\_retiming of object: objectType is true | false;

The data type is Boolean. Here is an example of applying it to a register:

```
LIBRARY IEEE;
        IEEE.STD LOGIC 1164.ALL;
USE
USE
        IEEE.std logic unsigned.ALL;
ENTITY ones cnt IS
   PORT (vin : IN STD LOGIC VECTOR (7 DOWNTO 0);
      vout : OUT STD LOGIC VECTOR (3 DOWNTO 0);
      clk : IN STD LOGIC);
END ones cnt;
ARCHITECTURE lan OF ones cnt IS
signal vout req : STD LOGIC VECTOR (3 DOWNTO 0);
attribute syn allow retiming : boolean;
attribute syn allow retiming of vout reg : signal is true;
BEGIN
   gen vout: PROCESS(clk,vin)
      VARIABLE count : STD LOGIC VECTOR (vout 'RANGE);
   BEGIN
      if rising edge(clk) then
      count := (OTHERS => '0');
      FOR I IN vin'RANGE LOOP
         count := count + vin(i);
      END LOOP;
      vout req <= count;</pre>
   end if;
vout <= vout req;</pre>
END PROCESS gen vout;
END lan;
```


See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.

# Effect of using syn\_allow\_retiming

Before applying syn\_allow\_retiming.

Verilog	output reg [3:0]count_one /* synthesis syn_allow_retiming=0*/;
VHDL	attribute syn_allow_retiming of vout_reg : signal is false;


The critical path and the worst slack for this scenario are given below along with the original count\_one [3] register (before being retimed) as found in the design.



After applying syn\_allow\_retiming.

Verilog	output reg [3:0]count_one /* synthesis syn_allow_retiming=1*/;
VHDL	attribute syn_allow_retiming of vout_reg : signal is true;

The critical path and the worst slack for this scenario are shown along with the four '\*\_ret' retimed registers.



# syn\_allowed\_resources

#### Attribute

Specifies the maximum number of technology-specific resources available for use in a design.

Vendor	Devices
Lattice	ECP5U/UM, ECP3 families

### syn\_allowed\_resources Values

Default	Global	Object
Multipliers: blockmults RAM: blockrams and distributedrams	Yes	Module Compile points Verilog: register signals VHDL: signals

# **Description**

The syn\_allowed\_resources attribute allows you to specify the maximum number of available resources that can be assigned. Apply the attribute globally in the top-level design (with or without compile points) or to a compile point to specify its allowed resources.

When a compile point is synthesized, the resources of its siblings and parents cannot be taken into account because it stands alone as an independent synthesis unit. This attribute lets you account for this usage by limiting the resources a compile point can use.

If you do not set this attribute for a given compile point, the default maximum values for the region or chip are used. This can result in exhausting all region or chip resources for a single compile point.

The attribute value assigned to a given compile point includes the resources used by its children (at all levels). For example, if a compile point is limited by this attribute to a maximum of four block RAMs and it contains a compile point that uses two block RAMs, there are two block RAMs remaining for the parent compile point itself.

For RAM resources, you can use multiple values to specifically define how many of each type of RAM can be used.

For information on compile points and the compile-point synthesis flow, see Synthesizing Compile Points, on page 482 of the *User Guide*.

### syn\_allowed\_resources Syntax

FDC	define_attribute {v:module   architectureName} syn_allowed_resources {spec=n [, spec=n]} define_global_attribute syn_allowed_resources {spec=n [, spec=n]}	FDC Example
Verilog	<pre>object /* synthesis syn_allowed_resources = "spec=N" */; object must be register definition (reg) signals.</pre>	Verilog Example
VHDL	attribute syn_allowed_resources of <i>object: objectType</i> is "spec= N"; object can be a signal that defines a compile point or a label of a component instance. For descriptions of the spec values, see the table below.	VHDL Example

- *module or architectureName* is the name of a Verilog module or VHDL architecture that has been defined as a compile point.
- *spec* can be any of the keywords in the table below depending on the technology you select.
- *n* is an integer that specifies the maximum number of resources of the specified type.

# Technology-Specific spec Values

Values	Devices	Resource
blockrams	Lattice ECP5U/UM, ECP3	Block RAM
blockmults	Lattice ECP3	Multiplier blocks
distributedrams	Lattice ECP5U/UM, ECP3	Distributed RAM

If you make multiple assignments with different types of resources, separate them with commas. See FDC Example, on page 42.

#### **FDC Example**

		Enable	Object Type	Object	Attribute	Value	Value Type	Description
1	1	4	view	v:work.tep	syn_allowed_resources	blockmults=2	string	Control resource usage in a compile point

#### Tcl examples:

```
define_attribute
{v:work.test}{syn_allowed_resources}{blockmults=2}

define_attribute
{v:work.test}{syn_allowed_resources}{distributedrams=512, blockrams=0}

define_global_attribute {syn_allowed_resources}
{distributedrams=0, blockrams=25}
```

### **Verilog Example**

```
module test (clk, a, b, c) /* synthesis
syn_allowed_resources="blockrams=2" */
module test (clk, a, b, c) /* synthesis syn_allowed_resources=
    "blockrams=0|distributedrams=256" */
```

# **VHDL Example**


```
entity test is
port ( .... );
attribute syn_allowed_resources : string;
attribute syn_allowed_resources of top : entity is "blockrams=2";
end test;
```

### For example:

```
attribute syn_allowed_resources : string;
attribute syn_allowed_resources of test : entity is
"distributedrams=0";
attribute syn_allowed_resources : string;
attribute syn_allowed_resources of test : entity is "blockrams=2,
    distributedrams=1024";
```

### Effect of Using syn\_allowed\_resources on Lattice Devices

The following figure shows a Lattice ECP3 device after applying the attribute with blockmult=2. Only two ALU54 blocks are used after running synthesis, although there are more ALU resources available for this device. One of the two ALU54 blocks is shown in the Technology view.



# syn black box

Directive

Defines a module or component as a black box.

## syn black box Value

Value	Default	Description
moduleName	N/A	Defines an object as a black box.

### **Description**

Specifies that a module or component is a black box for synthesis. A black box module has only its interface defined for synthesis; its contents are not accessible and cannot be optimized during synthesis. A module can be a black box whether or not it is empty.

Typically, you set syn black box on objects like the ones listed below. You do not need to define a black box for such an object if the synthesis tool includes a predefined black box for it.

- Vendor primitives and macros (including I/Os).
- User-designed macros whose functionality is defined in a schematic editor, IP, or another input source where the place-and-route tool merges design netlists from different sources.

In certain cases, the tool does not honor a syn black box directive:

- In mixed language designs where a black box is defined in one language at the top level but where there is an existing description for it in another language, the tool can replace the declared black box with the description from the other language.
- If your project includes black box descriptions in srs, ngc, or edf formats, the tool uses these black box descriptions even if you have specified syn black box at the top level.

To override this and ensure that the attribute is honored, use these methods:

Set a syn black box directive on the module or entity in the HDL file that contains the description, not at the top level. The contents will be black-boxed.

• If you want to define a black box when you have an srs or edf description for it, remove the description from the project.

Once you define a black box with syn\_black\_box, you use other source code directives to define timing for the black box. You must add the directives to the source code because the timing models are specific to individual instances. There are no corresponding Tcl directives you can add to a constraint file.

#### Black-box Source Code Directives

Use the following directives with syn\_black\_box to characterize black-box timing:

syn_isclock	Specifies a clock port on a black box.
syn_tpd <n></n>	Sets timing propagation for combinational delay through the black box.
syn_tsu <n></n>	Defines timing setup delay required for input pins relative to the clock.
syn_tco <n></n>	Defines the timing clock to output delay through the black box.

#### Black Box Source Code Directives for Gated Clocks

To specify gated clocks on black boxes, you must specify the following directives in addition to the ones listed in Black-box Source Code Directives, on page 45.

syn_force_seq_prim	Indicates that gated clocks should be fixed for this black box.
syn_gatedclk_clock_en	Specifies the enable pin to be used in fixing the gated clocks.
syn_gatedclk_clock_en_polarity	Indicates the polarity of the clock enable port on a black box so that the software can fix gated clocks.

#### Black Box Pin Definitions

You define the pins on a black box with these directives in the source code:

black_box_pad_pin	Indicates that a black box is an I/O pad for the rest of the design.
black_box_tri_pins	Indicates tristates on black boxes.

For more information on black boxes, see Instantiating Black Boxes in Verilog, on page 93, and Instantiating Black Boxes in VHDL, on page 304.

### syn black box Syntax Specification

Verilog	object /* synthesis syn_black_box */;	Verilog Example
VHDL	attribute syn_black_box of $object: objectType$ is true;	VHDL Example

### **Verilog Example**

```
always@(posedge clk)
   begin
    out1 <= in1 + in2;
   end
endmodule

module black_box_add(A, B, C)/* synthesis syn_black_box */;
input [1:0]A;
input [1:0]B;
output [1:0]C;
assign C = A + B;
endmodule</pre>
```

## **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity add is
  port (
      in1 : in std logic vector(1 downto 0);
      in2 : in std logic vector(1 downto 0);
      clk : in std logic;
      out1 : out std_logic_vector(1 downto 0));
end;
architecture rtl of add is
begin
process(clk)
begin
   if(clk'event and clk='1') then
      out1 <= (in1 + in2);
   end if:
end process;
end;
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic unsigned.all;
```


```
entity black box add is
   port (
      A : in std logic vector(1 downto 0);
      B : in std logic vector(1 downto 0);
      C : out std logic vector(1 downto 0));
end;
architecture rtl of black box add is
attribute syn black box : boolean;
attribute syn black box of rtl: architecture is true;
begin
C \ll A + B;
end:
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity top is
   port (
      in1 : in std logic vector(1 downto 0);
      in2 : in std logic vector(1 downto 0);
      clk : in std logic;
      out1 : out std logic vector(1 downto 0);
      out2 : out std logic vector(1 downto 0));
end;
architecture rtl of top is
component add is
   port (
      in1 : in std logic vector(1 downto 0);
      in2 : in std logic vector(1 downto 0);
      clk: in std logic;
      out1 : out std logic vector(1 downto 0));
end component;
component black box add
   port (
      A : in std logic vector(1 downto 0);
      B : in std logic vector(1 downto 0);
      C : out std logic_vector(1 downto 0));
end component;
```

```
begin
U1: add port map(in1, in2, clk, out1);
U2: black_box_add port map(in1, in2, out2);
end;
```

## Effect of Using syn\_black\_box


When the syn\_black\_box attribute is not set on the black\_box\_add module, its content are accessible, as shown in the example below:

module black box add(input [1:0]A, [1:0]B, output [1:0]C);



After applying syn\_black\_box, the contents of the black box are no longer visible:

module black\_box\_add(input [1:0]A, [1:0]B, output [1:0]C)/\* synthesis
syn black box \*/;



# syn\_direct\_enable

Attribute, Directive

Controls the assignment of a clock enable net to the dedicated enable pin of a storage element (flip-flop).

Technology	Default Value	Global	Object	Synthesis Tool
Lattice: LatticeECP3, ECP2S, ECP2M, ECP2; LatticeECP, EC; LatticeXP2, XP; LatticeSC, SCM; MachXO	None	No	Net	Synplify Pro

### syn direct enable values

1   true	Enables nets to be assigned to the clock enable pin.
0 I false	Does not assign nets to the clock enable nin

### **Description**

The syn\_direct\_enable attribute controls the assignment of a clock enable net to the dedicated enable pin of a storage element (flip-flop). Using this attribute, you can direct the mapper to use a particular net as the only clock enable when the design has multiple clock-enable candidates.

As a directive, you use syn\_direct\_enable to infer flip-flops with clock enables. To do so, enter syn\_direct\_enable as a directive in source code, not the SCOPE spreadsheet.

# syn\_direct\_enable Syntax

FDC	<pre>define_attribute {object} syn_direct_enable {1}</pre>	FDC Example
Verilog	object I* synthesis syn_direct_enable = 1 */;	Verilog Example
VHDL	attribute syn_direct_enable of object : objectType is true;	VHDL Example

# **FDC Example**

Enable	Object Type	Object	Attribute	Value	Value Type	Description
✓	<any></any>	<global></global>	syn_direct_enable	1	boolean	Prefered clock enable

### **Verilog Example**

```
module direct_enable(q1, d1, clk, e1, e2, e3);
parameter size=5;
input [size-1:0] d1;
input clk;
input e1,e2;
input e3 /* synthesis syn_direct_enable = 1 */;
output reg [size-1:0] q1;

(posedge clk)
   if (e1&e2&e3)
        q1 = d1;
endmodule
```

### **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
entity direct enable is
  port (
        d1 : in std logic vector(4 downto 0);
        e1,e2,e3,clk : in std logic;
        q1 : out std logic vector(4 downto 0));
attribute syn direct enable: boolean;
attribute syn direct enable of e3: signal is true;
end;
architecture d e of direct enable is
begin
  process (clk) begin
     if (clk = '1' and clk'event) then
        if (e1='1' and e2='1' and e3='1') then
           q1 <= d1;
        end if;
     end if;
  end process;
end architecture;
```


See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.

# Effect of Using syn\_direct\_enable

### Before applying syn\_direct\_enable:


Verilog input e3 /\* synthesis syn\_direct\_enable = 0 \*/;

VHDL attribute syn\_direct\_enable of e3: signal is false;



## After applying syn\_direct\_enable:

Verilog	<pre>input e3 /* synthesis syn_direct_enable = 1 */;</pre>
VHDL	attribute syn_direct_enable of e3: signal is true;



# syn\_direct\_reset

Attribute/Directive

Controls the assignment of a net to the dedicated reset pin of a synchronous storage element (flip-flop).

Vendor	Technology
Lattice	ECP, SC, XP, MachXO families

## syn\_direct\_reset Values

Value	Description
1  true	Enables the software to assign a net to the dedicated reset pin of a synchronous storage element (flip-flop).
0  false (Default)	Disables the software from assigning a net to the dedicated reset pin of a synchronous storage element (flip-flop).

### **Description**

The syn\_direct\_reset attribute controls the assignment of a net to the dedicated reset pin of a synchronous storage element (flip-flop). You can direct the mapper to only use a particular net as the reset when the design has a conditional reset on multiple candidates. This attribute can be applied to separate AND or OR logic and is valid for only one input of the reset logic cone.

## syn direct reset Syntax

Global Attribute	Object
No	p:portName

The following table summarizes the syntax in different files:

FDC	define_attribute syn_direct_reset {0 1}	SCOPE Example
Verilog	object /* synthesis syn_direct_reset = 0 1*/	Example — Verilog syn_direct_reset
VHDL	attribute syn_direct_reset : boolean; attribute syn_direct_reset of $Object$ : signal is true false;	Example — VHDL syn_direct_reset

# **SCOPE Example**

	Enabled	Object Type	Object	Attribute	Value	Val Type	Description
1	₹		p:a	syn_direct_reset	1		

Example — Verilog syn direct reset


Example — VHDL syn\_direct\_reset

# Effect of Using syn\_direct\_reset

The following figure shows the attribute set to 1. The software assigns a net for the design to the dedicated reset pin of a synchronous storage element (flip-flop):

Verilog input a /\*synthesis syn\_direct\_reset=1\*/;


VHDL attribute syn direct reset of a : signal is true;



The next figure shows the attribute set to 0. The software does not assign a net for the design to the dedicated reset pin of a synchronous storage element (flip-flop):

Verilog input a /\*synthesis syn direct reset = 0\*/;

VHDL attribute syn\_direct\_reset of a : signal is false;



# syn\_direct\_set

Attribute/Directive

Controls the assignment of a net to the dedicated set pin of a synchronous storage element (flip-flop).

Vendor	Technology
Lattice	ECP, SC, XP, MachXO families

## syn\_direct\_set Values

Value	Description
1   true (Default)	Enables the software to assign a net to the dedicated set pin of a synchronous storage element (flip-flop).
0   false	Disables the software from assigning a net to the dedicated set pin of a synchronous storage element (flip-flop).

# **Description**

The syn\_direct\_set attribute controls the assignment of a net to the dedicated set pin of a synchronous storage element (flip-flop). You can direct the mapper to only use a particular net as the set when the design has a conditional set on multiple candidates. This attribute can be applied to separate OR logic and is valid for only one input of the set logic cone.

## syn\_direct\_set Syntax

Global Attribute	Object
No	p:portName

The following table summarizes the syntax in different files:

FDC	define_attribute syn_direct_set {0 1}	SCOPE Example
Verilog	object /* synthesis syn_direct_set = 0 1*/	Example — Verilog syn_direct_set
VHDL	attribute syn_direct_set : boolean; attribute syn_direct_set of $Object$ : signal is true false;	Example — VHDL syn_direct_set

# **SCOPE Example**

	Enabled	Object Type	Object	Attribute	Value	Val Type	Description	
1	•		p:a	syn_direct_set	1			

Example — Verilog syn direct set


Example — VHDL syn\_direct\_set

# Effect of Using syn\_direct\_set

The following figure shows the attribute set to 1. The software assigns a net for the design to the dedicated set pin of a synchronous storage element (flip-flop):

Verilog input a /\*synthesis syn\_direct\_set=1\*/;


VHDL attribute syn direct set of a : signal is true;



The next figure shows the attribute set to 0. The software does not assign a net for the design to the dedicated set pin of a synchronous storage element (flip-flop):

Verilog input a /\*synthesis syn direct set = 0\*/;

VHDL attribute syn\_direct\_set of a : signal is false;



# syn\_dspstyle

#### Attribute

Determines how multipliers are implemented.

Vendor	Device
Lattice	iCE5LP

# syn\_dspstyle Values

Value	Description
DSP	Implements the multipliers as dedicated hardware blocks. For example: SB_MAC16 blocks in Lattice iCE5LP
Logic	Implements the multipliers as logic.

# syn\_dspstyle Syntax


Global Support	Object
Yes	Module or instance

The following shows the attribute syntax when specified in different files:

FDC	define_attribute {instance} syn_dspstyle {DSP   logic} Global attribute: define_global_attribute syn_dspstyle {DSP   logic}	SCOPE Example
Verilog	input net /* synthesis syn_dspstyle = "DSP   logic" */;	Verilog Example
VHDL	attribute syn_dspstyle of instance : signal is "DSP   logic";	VHDL Example

### **SCOPE Example**

• This example shows multipliers globally implemented as logic.



• This example specifies that multipliers be implemented as logic.

```
define attribute {temp[15:0]} syn dspstyle {logic}
```

### **Verilog Example**

```
module mult(a,b,c,r,en);
input [7:0] a,b;
output [15:0] r;
input [15:0] c;
input en;
wire [15:0] temp /* synthesis syn_dspstyle="logic" */;
assign temp = a*b;
assign r = en ? temp: c;
endmodule
```

# VHDL Example

```
library ieee;
use ieee.std logic 1164.all;
USE ieee.numeric std.all;
entity mult is
port (
             clk: in std logic;
             a : in std logic vector(7 downto 0);
             b : in std logic vector(7 downto 0);
             c : out std logic vector(15 downto 0)
);
end mult;
architecture rtl of mult is
signal mult i : std logic vector(15 downto 0);
attribute syn dspstyle : string;
attribute syn dspstyle of mult i : signal is "logic";
begin
```

```
mult_i <= std_logic_vector(unsigned(a)*unsigned(b));
    process(clk)
    begin
    if (clk'event and clk = '1') then
    c <= mult_i;
    end if;
    end process;
end rtl;</pre>
```

# syn\_encoding

#### **Attribute**

Overrides the default FSM Compiler encoding for a state machine and applies the specified encoding.

Vendor	Devices
Lattice	ECP3, Older devices

### syn\_encoding Values

The default is that the tool automatically picks an encoding style that results in the best performance. To ensure that a particular encoding style is used, explicitly specify that style, using the values below:

Value	Description
onehot	Only two bits of the state register change (one goes to 0, one goes to 1) and only one of the state registers is hot (driven by 1) at a time. For example:
	0001, 0010, 0100, 1000
	Because onehot is not a simple encoding (more than one bit can be set), the value must be decoded to determine the state. This encoding style can be slower than a gray style if you have a large output decoder following a state machine.
gray	More than one of the state registers can be hot. The synthesis tool <i>attempts</i> to have only one bit of the state registers change at a time, but it can allow more than one bit to change, depending upon certain conditions for optimization. For example:
	000, 001, 011, 010, 110
	Because gray is not a simple encoding (more than one bit can be set), the value must be decoded to determine the state. This encoding style can be faster than a onehot style if you have a large output decoder following a state machine.

#### Value Description

#### sequential

More than one bit of the state register can be hot. The synthesis tool makes no attempt at limiting the number of bits that can change at a time. For example:

000, 001, 010, 011, 100

This is one of the smallest encoding styles, so it is often used when area is a concern. Because more than one bit can be set (1), the value must be decoded to determine the state. This encoding style can be faster than a onehot style if you have a large output decoder following a state machine.

#### safe

This implements the state machine in the default encoding and adds reset logic to force the state machine to a known state if it reaches an invalid state. This value can be used in combination with any of the other encoding styles described above. You specify safe before the encoding style. The safe value is only valid for a state register, in conjunction with an encoding style specification.

- For example, if the default encoding is onehot and the state machine reaches a state where all the bits are 0, which is an invalid state, the safe value ensures that the state machine is reset to a valid state.
- If recovery from an invalid state is a concern, it may be appropriate to use this encoding style, in conjunction with onehot, sequential or gray, in order to force the state machine to reset. When you specify safe, the state machine can be reset from an unknown state to its reset state.
- If an FSM with asynchronous reset is specified with the value safe and you do not want the additional recovery logic (flip-flop on the inactive clock edge) inserted for this FSM, then use the syn\_shift\_resetphase attribute to remove it. See syn\_shift\_resetphase, on page 232 for details.

#### original

This respects the encoding you set, but the software still does state machine and reachability analysis.

You can specify multiple values. This snippet uses safe,gray. The encoding style for register OUT is set to gray, but if the state machine reaches an invalid state the synthesis tool will reset the values to a valid state.

```
module prep3 (CLK, RST, IN, OUT);
input CLK, RST;
input [7:0] IN;
output [7:0] OUT;
reg [7:0] OUT;
reg [7:0] current_state /* synthesis syn_encoding="safe,gray" */;
// Other code
```

### **Description**

This attribute takes effect only when FSM Compiler is enabled. It overrides the default FSM Compiler encoding for a state machine. For the specified encoding to take effect, the design must contain state machines that have been inferred by the FSM Compiler. Setting this attribute when syn\_state\_machine is set to 0 will not have any effect.

The default encoding style automatically assigns encoding based on the number of states in the state machine. Use the syn\_encoding attribute when you want to override these defaults. You can also use syn\_encoding when you want to disable the FSM Compiler globally but there are a select number of state registers in your design that you want extracted. In this case, use this attribute with the syn\_state\_machine directive on for just those specific registers.

The encoding specified by this attribute applies to the final mapped netlist. For other kinds of enumerated encoding, use syn\_enum\_encoding. See syn\_enum\_encoding, on page 77 and syn\_encoding Compared to syn\_enum\_encoding, on page 79 for more information.

### **Encoding Style Implementation**

The encoding style is implemented during the mapping phase. A message appears when the synthesis tool extracts a state machine, for example:

```
@N: CL201 : "c:\design\..." | Trying to extract state machine for register current state
```

The log file reports the encoding styles used for the state machines in your design. This information is also available in the FSM Viewer.

See also the following:

- For information on enabling state machine optimization for individual modules, see syn\_state\_machine, on page 244.
- For VHDL designs, see syn\_encoding Compared to syn\_enum\_encoding, on page 79 for comparative usage information.

### **Syntax Specification**

Global	Object
No	Instance, register

This table shows how to specify the attribute in different files:

FDC	define_attribute {object} syn_encoding {value}	SCOPE Example		
Verilog	Object /* synthesis syn_encoding = "value" */;	Verilog Example		
VHDL	attribute syn_encoding of object. objectType is "value";	VHDL Example		

If you specify the syn\_encoding attribute in Verilog or VHDL, all instances of that FSM use the same syn\_encoding value. To have unique syn\_encoding values for each FSM instance, use different entities or modules, or specify the syn\_encoding attribute in a constraint file.

### SCOPE Example

	Enabled	Object Type	Object	Attribute	Value	Val Type	Description
1	•	fsm	i:state[3:0]	syn_encoding	gray		FSM encoding (onehot, sequential, gray, original, safe)

The *object* must be an instance prefixed with **i**:, as in **i**:*instance*. The instance must be a sequential instance with a view name of statemachine.

Although you cannot set this attribute globally, you can define a SCOPE collection and then apply the attribute to the collection. For example:

```
define_scope_collection sm {find -hier -inst * -filter
   @inst_of==statemachine}
define_attribute {$sm} {syn_encoding} {safe}
```

# **Verilog Example**

The object can be a register definition signals that hold the state values of state machines.

```
always @(posedge clk or posedge reset)
begin
   if (reset)
      state <= s1;
   else begin
      case (state)
      s1: if (x1 == 1'b1)
         state <= s2;
      else
         state <= s3; s2: state <= s4;
   s3: state <= s4;
   s4: state <= s1;
   endcase
end
end
always @(state) begin
   case (state)
      s1: outp = 1'b1;
      s2: outp = 1'b1;
      s3: outp = 1'b0;
      s4: outp = 1'b0;
   endcase
   end
endmodule
```

# **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity fsm is
  port (x1 : in std_logic;
   reset : in std logic;
   clk : in std logic;
   outp : out std logic);
end fsm;
architecture rtl of fsm is
signal state : std logic vector(1 downto 0);
constant s1 : std logic vector := "00";
constant s2 : std logic vector := "01";
constant s3 : std logic vector := "10";
constant s4 : std logic vector := "11";
attribute syn encoding : string;
attribute syn encoding of state : signal is "onehot";
```


```
begin
process (clk,reset)
   begin
   if (clk'event and clk = '1') then
      if (reset = '1') then
         state <= s1;
      else
         case state is
            when s1 =>
            if x1 = '1' then
               state <= s2;
            else
               state <= s3;
            end if;
            when s2 =>
               state <= s4;
            when s3 =>
               state <= s4;
            when s4 =>
               state <= s1;
         end case;
      end if;
   end if;
end process;
process (state)
begin
   case state is
      when s1 =>
         outp <= '1';
      when s2 =>
         outp <= '1';
      when s3 =>
         outp <= '0';
      when s4 =>
         outp <= '0';
      end case;
end process;
end rtl;
```

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.


### Effect of Using syn\_encoding

The following figure shows the default implementation of a state machine, with these encoding details reported:


```
Encoding state machine state [3:0] (netlist: statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
```



The next figure shows the state machine when the syn\_encoding attribute is set to onehot, and the accompanying changes in the code:



```
Verilog reg [1:0] state /* synthesis syn_encoding = "onehot"*/;
VHDL attribute syn_encoding of state : signal is "onehot";
```



Encoding state machine state [3:0] (netlist: statemachine)


00 -> 0001

01 -> 0010


10 -> 0100

11 -> 1000

The next figure shows the state machine when the syn\_encoding attribute is set to gray:



	reg [1:0] state /* synthesis syn_encoding = "gray"*/;
VHDL	attribute syn_encoding of state : signal is "gray";



Encoding state machine state [3:0] (netlist: statemachine)

00 -> 00

00 -> 01

10 -> 11

11 -> 10

# syn\_enum\_encoding

#### Directive

For VHDL designs. Defines how enumerated data types are implemented. The type of implementation affects the performance and device utilization.

### syn\_enum\_encoding Values

Value	Description		
default	Automatically assigns an encoding style that results in the best performance.		
sequential	More than one bit of the state register can change at a time, but because more than one bit can be hot, the value must be decoded to determine the state. For example: 000, 001, 010, 011, 100.		
onehot	Only two bits of the state register change (one goes to 0; one goes to 1) and only one of the state registers is hot (driven by a 1) at a time. For example: 0000, 0001, 0010, 0100, 1000.		
gray	Only one bit of the state register changes at a time, but because more than one bit can be hot, the value must be decoded to determine the state. For example: 000, 001, 011, 010, 110.		
string	This can be any value you define. For example: 001, 010, 101. See Example of syn_enum_encoding for User-Defined Encoding, on page 79.		

### **Description**

If FSM Compiler is enabled, this directive has no effect on the encoding styles of extracted state machines; the tool uses the values specified in the syn\_encoding attribute instead.

However, if you have enumerated data types and you turn off the FSM Compiler so that no state machines are extracted, the syn\_enum\_encoding style is implemented in the final circuit. See syn\_encoding Compared to syn\_enum\_encoding, on page 79 for more information. For step-by-step details about setting coding styles with this attribute see *Defining State Machines in VHDL*, on page 408 of the *User Guide*.

A message appears in the log file when you use the syn\_enum\_encoding directive; for example:

```
CD231: Using onehot encoding for type mytype (red="10000000")
```

When using an application such as an equivalence checker, the encoding value automatically reverts to the sequential standard interpretation for the enumerations. Using a value other than sequential cannot guarantee that the application will use the same value. A message (CD233) is written to the log file as notification of the value change.

### syn\_enum\_encoding, enum\_encoding, and syn\_encoding

Custom attributes are attributes that are not defined in the IEEE specifications, but which you or a tool vendor define for your own use. They provide a convenient back door in VHDL, and are used to better control the synthesis and simulation process. enum\_encoding is one of these custom attributes that is widely used to allow specific binary encodings to be attached to objects of enumerated types.

The enum\_encoding attribute is declared as follows:

```
attribute enum encoding: string;
```

This can be either written directly in your VHDL design description, or provided to you by the tool vendor in a package. Once the attribute has been declared and given a name, it can be referenced as needed in the design description:

```
type statevalue is (INIT, IDLE, READ, WRITE, ERROR);
attribute enum_encoding of statevalue: type is
   "000 001 011 010 110";
```

When this is processed by a tool that supports the enum\_encoding attribute, it uses the information about the statevalue encoding. Tools that do not recognize the enum\_encoding attribute ignore the encoding.

Although it is recommended that you use syn\_enum\_encoding, the Synopsys FPGA tools recognize enum\_encoding and treat it just like syn\_enum\_encoding. The tool uses the specified encoding when the FSM compiler is disabled, and ignores the value when the FSM Compiler is enabled.

If enum\_encoding and syn\_encoding are both defined and the FSM compiler is enabled, the tool uses the value of syn\_encoding. If you have both syn\_enum\_encoding and enum\_encoding defined, the value of syn\_enum\_encoding prevails.

### syn\_encoding Compared to syn\_enum\_encoding

To implement a state machine with a particular encoding style when the FSM Compiler is enabled, use the syn\_encoding attribute. The syn\_encoding attribute affects how the technology mapper implements state machines in the final netlist. The syn\_enum\_encoding directive only affects how the compiler interprets the associated enumerated data types. Therefore, the encoding defined by syn\_enum\_encoding is *not propagated* to the implementation of the state machine. However, when FSM Compiler is disabled, the value of syn\_enum\_encoding is implemented in the final circuit.

### Example of syn\_enum\_encoding for User-Defined Encoding

```
library ieee;
use ieee.std logic 1164.all;
entity shift enum is
   port (clk, rst : bit;
         O : out std logic vector(2 downto 0));
end shift enum;
architecture behave of shift enum is
type state type is (S0, S1, S2);
attribute syn enum encoding: string;
attribute syn enum encoding of state type : type is "001 010 101";
signal machine : state type;
begin
   process (clk, rst)
   begin
      if rst = '1' then
         machine <= S0;
      elsif clk = '1' and clk'event then
         case machine is
            when S0 => machine <= S1:
            when S1 => machine <= S2;
            when S2 => machine <= S0;
         end case;
      end if;
   end process;
with machine select
      0 \le "001" when S0,
      "010" when S1,
      "101" when S2;
end behave;
```

### syn\_enum\_encoding Values Syntax

The following support applies for the syn\_enum\_encoding directive.


#### Global Support Object

|--|


This table summarizes the syntax in the following file type:

### **Effect of Encoding Styles**

The following figure provides an example of two versions of a design: one with the default encoding style, the other with the syn\_enum\_encoding directive overriding the default enumerated data types that define a set of eight colors.



syn enum encoding = "default" Based on 8 states, onehot assigned



syn enum encoding = "sequential"

In this example, using the default value for syn\_enum\_encoding, onehot is assigned because there are eight states in this design. The onehot style implements the output color as 8 bits wide and creates decode logic to convert the input sel to the output. Using sequential for syn\_enum\_encoding, the logic is reduced to a buffer. The size of output color is 3 bits.

See the following section for the source code used to generate the schematics above.

### **VHDL Example**

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.

Here is the code used to generate the second schematic in the previous figure. (The first schematic will be generated instead, if "sequential" is replaced by "onehot" as the syn\_enum\_encoding value.)

```
package testpkg is
type mytype is (red, yellow, blue, green, white,
    violet, indigo, orange);
attribute syn enum encoding : string;
attribute syn enum encoding of mytype : type is "sequential";
end package testpkg;
library IEEE;
use IEEE.std logic 1164.all;
use work.testpkq.all;
entity decoder is
  port (sel : in std logic vector(2 downto 0);
   color : out mytype);
end decoder;
architecture rtl of decoder is
begin
   process(sel)
   begin
      case sel is
         when "000" \Rightarrow color \Leftarrow red;
         when "001" => color <= yellow;
         when "010" => color <= blue;
         when "011" => color <= green;
         when "100" => color <= white;
         when "101" => color <= violet;
         when "110" => color <= indigo;
         when others => color <= orange;
      end case;
   end process;
end rtl;
```

# syn\_force\_pads

**Attribute** 

Prevents unused ports from being optimized.

Vendor	Technology
Lattice	LatticeECP3, ECP2S, ECP2M, ECP2; LatticeECP, EC; LatticeXP2, XP; LatticeSC, SCM; MachXO

### **Description**

Prevents unused ports from being optimized away to allow I/O pad insertion on the unused port. The attribute can be applied to individual ports or at the global level.

### syn\_force\_pads Values

Value	Default	Object	Description	
0		port	Allows unused ports to be	e optimized.
1	Yes	port	Prevents unused ports to	be optimized.
FDC			ect} syn_force_pads {1 0} te syn_force_pads {1 0}	FDC Example
Verilog	object /ˈ	synthesis s	yn_force_pads = {1   0} */;	Verilog Example
VHDL	attribute {true fals		ads of <i>object</i> : <i>objectType</i> is	VHDL Example

### **FDC Example**

define\_attribute {object} syn\_force\_pads {1 | 0} define\_global\_attribute syn\_force\_pads {1 | 0}

**Verilog Example** 

```
module test(input clk, a_in, b_in, c_in, d_in, output reg dout);
//c_in and d_in are unconnected ports!

always@(posedge clk)
    begin

    dout <= a_in & b_in;
    end
endmodule</pre>
```

### **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
use IEEE.numeric std.all;
entity test is
port (
     clk : in std logic;
  a in : in std logic;
  b in : in std logic;
  c in : in std logic; --unconnected port
  d in : in std logic; --unconnected port
  d out: out std logic
);
end test;
architecture beh of test is
begin
  process (clk)
  begin
   if (clk'event and clk = '1') then
          d out <= a in and b in;
      end if;
   end process;
end beh;
```

#### :

### Effect of Using syn\_force\_pads

When the attribute syn\_force\_pads is enabled, the output edn netlist contains pads attached to unconnected ports. For example:

```
(instance d_in_pad (viewRef PRIM (cellRef IBM (libraryRef LUCENT))) (instance c_in_pad (viewRef PRIM (cellRef IBM (libraryRef LUCENT)))
```

When syn\_force\_pads is disabled, the output edn netlist does not have pad referenced on the c\_in and d\_in unconnected ports.

# syn force seg prim

Directive

Applies the "fix gated clocks" algorithm to the associated primitive.

### syn force seg prim Values

Value Description		
1	Applies the fixed gated clocks algorithm to the associated black-box primitive.	
0	Does not apply the fixed gated clocks algorithm to the associated black-box primitive.	

### **Description**

To use the syn\_force\_seq\_prim directive with a black box, you must also identify the clock signal using the syn\_isclock directive and the enable signal using the syn\_gatedclk\_clock\_en directive. The data type is Boolean.

The syn\_force\_seq\_prim directive is one of several directives that you can use with the syn black box directive to define timing for a black box. See syn black box, on page 44 for a list of the associated directives.

For information about using this directive in working with gated clocks, see Using Gated Clocks for Black Boxes, on page 611 of the *User Guide*.

### syn\_force\_seq\_prim Values Syntax

The following support applies for the syn\_force\_seq\_prim directive.

Global Support	Object	Value
No	Module name of the black box	1 or 0

This table summarizes the syntax in the following file type:

Verilog	<pre>object /* synthesis syn_force_seq_prim = 1   0 */;</pre>	Verilog Example
VHDL	attribute syn_force_seq_prim : boolean; attribute syn_force_seq_prim of <i>object</i> : architecture is true   false;	VHDL Example

### Verilog Example

```
object /* synthesis syn_force_seq_prim = 1 */;
```

where object is the module name of the black box.

```
module bbe (ena, clk, data_in, data_out)
   /* synthesis syn_black_box */
   /* synthesis syn_force_seq_prim=1 */;
input clk /* synthesis syn_isclock = 1 */
   /* synthesis syn_gatedclk_clock_en="ena" */;
input data_in,ena;
output data_out;
endmodule
```

### VHDL Example


attribute syn\_force\_seq\_prim of object: objectType is true;

where *object* is the entity name of the black-box.

```
library ieee;
use ieee.std logic 1164.all;
entity bbram is
   port (addr: IN std logic VECTOR(6 downto 0);
         din: IN std logic VECTOR(7 downto 0);
         dout: OUT std logic VECTOR (7 downto 0);
         clk: IN std logic;
         en: IN std logic;
         we: IN std logic);
attribute syn black box : boolean;
attribute syn black box of bbram : entity is true;
attribute syn isclock : boolean;
attribute syn isclock of clk: signal is true;
attribute syn gatedclk clock en : string;
attribute syn gatedclk clock en of clk : signal is "en";
end entity bbram;
```

:

architecture bb of bbram is
attribute syn\_force\_seq\_prim : boolean;
attribute syn\_force\_seq\_prim of bb : architecture is true;
begin
end architecture bb;



### syn\_gatedclk\_clock\_en

#### Directive

Specifies the name of the enable pin inside a black box to support the fix gated clocks feature.

### syn\_gatedclk\_clock\_en Values

Value	Description
enablePin	Specifies the name of the enable pin within a black box that is to support the fixed gated clocks feature.

### **Description**

To use the syn\_gatedclk\_clock\_en directive with a black box, you must also identify the clock signal with the syn\_isclock directive and indicate that the fix gated clocks algorithm can be applied with the syn\_force\_seq\_prim directive. The data type is String.

The syn\_gatedclk\_clock\_en directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 44 for a list of the associated directives.

For information about using this directive in working with gated clocks, see Using Gated Clocks for Black Boxes, on page 611 of the *User Guide*.

### syn\_gatedclk\_clock\_en Values Syntax

The following support applies for the syn\_gatedclk\_clock\_en directive.

Global Support	Object
No	Name of the enable pin in the black box.

This table summarizes the syntax in the following file type:

Verilog	<pre>object /* synthesis syn_gatedclk_clock_en = enablePin */;</pre>	Verilog Example
VHDL	attribute syn_gatedclk_clock_en : string; attribute syn_gatedclk_clock_en of <i>object</i> : signal is <i>enablePin</i> ;	VHDL Example

### **Verilog Example**

```
object I* synthesis syn_gatedclk_clock_en = "value" *I;
```

where *object* is the module name of the black box and *value* is the name of the enable pin.

```
module bbe (ena, clk, data_in, data_out)
   /* synthesis syn_black_box */
   /* synthesis syn_force_seq_prim=1 */;
input clk
   /* synthesis syn_isclock = 1 */
   /* synthesis syn_gatedclk_clock_en="ena" */;
input data_in,ena;
output data_out;
endmodule
```

### VHDL Example

attribute syn\_gatedclk\_clock\_en of object: objectType is value;

where object is the entity name of the black-box.

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.

```
architecture top of top is
component bbram
  port (myclk : in bit;
      opcode : in bit_vector(2 downto 0);
      a, b : in bit_vector(7 downto 0);
      rambus : out bit_vector(7 downto 0));
end component;

attribute syn_black_box : boolean;
attribute syn_black_box of bbram: component is true;
attribute syn force seq prim : boolean
```


```
:
```

```
attribute syn_force_seq_prim of bbram: component is true; attribute syn_isclock: boolean; attribute syn_isclock of myclk: signal is true; attribute syn_gatedclk_clock_en: string; attribute syn_gatedclk_clock_en of bbram: signal is "ena"; -- Other code
```

### Effect of Using syn\_gatedclk\_clock\_en

The syn\_gatedclk\_clock\_en directive specifies the clock enable signal to use with the gated clock feature that defines timing for the black box. For example:

```
syn_gatedclk_clock_en = ena
```



# syn gatedclk clock en polarity

#### Directive

Indicates the polarity of the clock enable port on a black box, so that the software can apply the algorithm to fix gated clocks.

### syn gatedclk clock en polarity Values

Value	Description
1 (Default)	Indicates positive polarity of the enable signal (active high).  If the attribute is not defined, the tool assumes a positive polarity by default.
0	Indicates negative polarity (active low).

### **Description**

If you do not set any polarity with this attribute, the software assumes a positive polarity.

The syn\_gatedclk\_clock\_en\_polarity directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn black box, on page 44 for a list of the associated directives.

### syn gatedclk clock en polarity Values Syntax

The following support applies for the syn\_gatedclk\_clock\_en polarity directive.

#### **Global Support** Object

Yes	Module name of the black box.	

This table summarizes the syntax in the following file type:

### Verilog Example

The following code segment provides an example.

```
module bbe1 (ena, clk, data in, data out)
   /* synthesis syn black box */
   /* synthesis syn force seg prim=1 */;
input clk /* synthesis syn isclock = 1 */
   /* synthesis syn gatedclk clock en="ena" */
   /* synthesis syn gatedclk clock en polarity = 0 */;
input data in, ena;
output data out;
endmodule
module bbe2 (ena, clk, data in, data out)
   /* synthesis syn black box */
   /* synthesis syn force seq prim=1 */;
input clk /* synthesis syn isclock = 1 */
   /* synthesis syn gatedclk clock en polarity = 1 */
   /* synthesis syn gatedclk clock en="ena" */;
input data in, ena;
output data out;
endmodule
module top (ena, clk, data in , data in2, data out, data out2);
input ena, clk, data in, data in2;
output data out, data out2;
wire clk in;
wire inv enable;
wire clk in2;
assign inv enable = ~ena;
assign clk in = inv enable & clk;
assign clk in2 = ena & clk;
bbel ul ( ena , clk in , data in , data out );
bbe2 u2 (ena, clk in2, data in2, data out2);
endmodule
```

### **VHDL Example**

attribute syn\_gatedclk\_clock\_en\_polarity of object: objectType is true | false;

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity bbe1 is
   port (ena : in std logic;
         clk: in std logic;
         data_in : in std logic;
         data out : out std logic);
attribute syn black box : boolean;
attribute syn force seq prim : boolean;
attribute syn gatedclk clock en polarity : boolean;
attribute syn gatedclk clock en : string;
attribute syn isclock : boolean;
attribute syn isclock of clk: signal is true;
attribute syn gatedclk clock en polarity of clk: signal is false;
attribute syn gatedclk clock en of clk: signal is "ena";
attribute syn force seq prim of clk: signal is true;
end bbe1:
architecture arch bbel of bbel is
attribute syn black box : boolean;
attribute syn black box of arch bbe1: architecture is true;
attribute syn force seq prim of arch bbel: architecture is true;
begin
end arch bbe1;
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity bbe2 is
   port (ena : in std logic;
         clk : in std logic;
         data in2 : in std logic;
         data out2 : out std logic);
attribute syn black box : boolean;
attribute syn gatedclk clock en polarity : boolean;
```

```
attribute syn force seq prim : boolean;
attribute syn gatedclk clock en : string;
attribute syn isclock : boolean;
attribute syn isclock of clk: signal is true;
attribute syn gatedclk clock en polarity of clk: signal is true;
attribute syn gatedclk clock en of clk: signal is "ena";
attribute syn force seq prim of clk: signal is true;
end bbe2;
architecture arch bbe2 of bbe2 is
attribute syn black box : boolean;
attribute syn black box of arch bbe2: architecture is true;
attribute syn force seq prim of arch bbe2: architecture is true;
begin
end arch bbe2;
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity top is
  port (ena : in std logic;
         clk: in std logic;
         data in, data in2 : in std logic;
         data out, data out2 : out std logic);
end top;
architecture arch top of top is
component bbel is
   port (ena : in std logic;
         clk : in std logic;
         data in : in std logic;
         data out : out std logic);
end component;
component bbe2 is
   port (ena : in std logic;
         clk: in std logic;
         data in2 : in std logic;
         data out2 : out std logic);
end component;
signal clk in, inv enable, clk in2 : std logic;
begin
inv enable <= not (ena);
clk in <= inv enable and clk;
clk in2 <= ena and clk;
```

```
:
```

```
U1 : bbe1 port map (ena => ena, clk => clk_in,
    data_in => data_in, data_out => data_out);
U2 : bbe2 port map (ena => ena, clk => clk_in2,
    data_in2 => data_in2, data_out2 => data_out2);
end arch_top;
```

# syn\_global\_buffers

**Attribute** 

Specifies the number of global buffers to be used in a design.

Vendor	Devices
Lattice	iCE40, iCE40UP

### syn\_global\_buffers Values

Default	Global	Object
Maximum buffers available for a technology	Yes	Top-level module

Value	Description
An integer	Specifies an integer value for the number of global buffers.

### **Description**

The synthesis tool automatically adds global buffers for clock nets with high fanout; use this attribute to specify a maximum number of buffers and restrict the amount of global buffer resources used. Also, if there is a black box in the design that has global buffers, you can use syn\_global\_buffers to prevent the synthesis tool from inferring clock buffers or exceeding the number of global resources.

### **Syntax Specification**

FDC file	define_attribute { <i>view</i> } syn_global_buffers { <i>maximum</i> } define_global_attribute syn_global_buffers { <i>maximum</i> }
Verilog	object /* synthesis syn_global_buffers = maximum */;
VHDL	attribute syn_global_buffers : integer; attribute syn_global_buffers of <i>object</i> : <i>objectType</i> is <i>maximum</i> ;

### **SCOPE Example**

	Enabled	Object Type	Object	Attribute	Value	Val Type	Description
1	•	global	<global></global>	syn_global_buffers	10	integer	Number of global buffers

define global attribute syn global buffers {10}

### Verilog Example

object I\* synthesis syn\_global\_buffers = maximum \*I;

Here is a Verilog example:

```
module top (clk1, clk2, clk3, clk4, clk5, clk6, clk7,clk8,clk9,
   clk10, clk11, clk12, clk13, clk14, clk15, clk16, clk17, clk18,
   clk19, clk20, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11,
   d12, d13, d14, d15, d16, d17, d18, d19, d20, q1, q2, q3, q4, q5,
   q6, q7, q8, q9, q10, q11, q12, q13, q14, q15, q16, q17, q18,
   q19, q20, reset) /* synthesis syn qlobal buffers = 10 */;
input clk1, clk2, clk3, clk4, clk5, clk6, clk7,clk8,clk9, clk10,
   clk11, clk12, clk13, clk14, clk15, clk16, clk17, clk18,
   clk19, clk20;
input d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14,
   d15, d16, d17, d18, d19, d20;
output q1, q2, q3, q4, q5, q6, q7, q8, q9, q10, q11, q12, q13, q14,
   q15, q16, q17, q18, q19, q20;
input reset;
reg q1, q2, q3, q4, q5, q6, q7, q8, q9, q10,
    q11, q12, q13, q14, q15, q16, q17, q18, q19, q20;
always @(posedge clk1 or posedge reset)
   if (reset)
      q1 <= 1'b0;
   else
      q1 <= d1;
always @(posedge clk2 or posedge reset)
   if (reset)
      q2 <= 1'b0;
   else
      q2 <= d2;
```

```
always @(posedge clk3 or posedge reset)
   if (reset)
      q3 <= 1'b0;
   else
      q3 <= d3;
always @(posedge clk4 or posedge reset)
   if (reset)
      q4 <= 1'b0;
   else
      q4 <= d4;
always @(posedge clk5 or posedge reset)
   if (reset)
      q5 <= 1'b0;
   else
      q5 <= d5;
always @(posedge clk6 or posedge reset)
   if (reset)
      q6 <= 1'b0;
   else
      q6 <= d6;
always @(posedge clk7 or posedge reset)
   if (reset)
      q7 <= 1'b0;
   else
      q7 <= d7;
always @(posedge clk8 or posedge reset)
   if (reset)
      q8 <= 1'b0;
   else
      q8 <= d8;
always @(posedge clk9 or posedge reset)
   if (reset)
      q9 <= 1'b0;
   else
      q9 <= d9;
always @(posedge clk10 or posedge reset)
   if (reset)
      q10 <= 1'b0;
   else
      q10 <= d10;
```

```
_
```

```
always @(posedge clk11 or posedge reset)
   if (reset)
      q11 <= 1'b0;
   else
      q11 <= d11;
always @(posedge clk12 or posedge reset)
   if (reset)
      q12 <= 1'b0;
   else
      q12 <= d12
always @(posedge clk13 or posedge reset)
   if (reset)
      q13 <= 1'b0;
   else
      q13 <= d13;
always @(posedge clk14 or posedge reset)
   if (reset)
      q14 <= 1'b0;
   else
      q14 <= d14;
always @(posedge clk15 or posedge reset)
   if (reset)
      q15 <= 1'b0;
   else
      q15 <= d15;
always @(posedge clk16 or posedge reset)
   if (reset)
      q16 <= 1'b0;
   else
      q16 <= d16;
always @(posedge clk17 or posedge reset)
   if (reset)
      q17 <= 1'b0;
   else
      q17 <= d17;
always @(posedge clk18 or posedge reset)
   if (reset)
      q18 <= 1'b0;
   else
      q18 <= d18;
```

```
:
```

```
always @(posedge clk19 or posedge reset)
   if (reset)
     q19 <= 1'b0;
else|
     q19 <= d19;

always @(posedge clk20 or posedge reset)
   if (reset)
     q20 <= 1'b0;
else
     q20 <= d20;
endmodule</pre>
```

### **VHDL Example**

Here is a VHDL example:


```
library ieee;
use ieee.std logic 1164.all;
entity top is
  port (clk : in std logic vector(19 downto 0);
         d : in std logic vector(19 downto 0);
         q : out std logic vector(19 downto 0);
         reset : in std logic);
end top;
architecture behave of top is
attribute syn global buffers : integer;
attribute syn global buffers of behave : architecture is 10;
begin
  process (clk, reset)
   begin
      for i in 0 to 19 loop
         if (reset = '1') then
            q(i) <= '0';
         elsif \ clk(i) = '1' \ and \ clk(i)' \ event \ then
            q(i) \ll d(i);
         end if:
      end loop;
   end process;
end behave;
```

:

### Effect of Using syn\_global\_buffers

Before applying attribute:

Verilog	Not applied
VHDL	Not applied



#### A message like the one below is generated:

```
@W:FX726: | Ignoring out-of-range global buffer count of 33 for
chip view:work.top(behave)
```


#### After applying attribute:

### 11 5 6

Verilog

module top (clk1, clk2, clk3, clk4, clk5, clk6, clk7,clk8,clk9, clk10, clk11, clk12, clk13, clk14, clk15, clk16, clk17, clk18, clk19, clk20, d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12, d13, d14, d15, d16, d17, d18, d19, d20, q1, q2, q3, q4, q5, q6, q7, q8, q9, q10, q11, q12, q13, q14, q15, q16, q17, q18, q19, q20, reset) /\* synthesis syn global buffers = 10 \*/;

# VHDL attribute syn\_global\_buffers : integer; attribute syn\_global\_buffers of behave : architecture is 10;



Verify results in the log file.

```
@N:FX112: | Setting available global buffers in chip view:work.top(behave) to 10
Clock Buffers:
   Inserting Clock buffer for port clk[0],
   Inserting Clock buffer for port clk[1],
   Inserting Clock buffer for port clk[2],
   Inserting Clock buffer for port clk[3],
  Inserting Clock buffer for port clk[4],
   Inserting Clock buffer for port clk[5],
  Inserting Clock buffer for port clk[6],
  Inserting Clock buffer for port clk[7],
  Inserting Clock buffer for port clk[8],
  Inserting Clock buffer for port clk[9],
 @W:FX434 : global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk c[10] in view view:work.top(behave) (fanout 1)
 @W:FX4\overline{3}4: global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk c[11] in view view:work.top(behave) (fanout 1)
 @W:FX434 : global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk_c[12] in view view:work.top(behave) (fanout 1)
 @W:FX434 : global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk c[13] in view view:work.top(behave) (fanout 1)
 @W:FX434 : global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk c[14] in view view:work.top(behave) (fanout 1)
 @W:FX434 : global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk_c[15] in view view:work.top(behave) (fanout 1)
 @W:FX434 : global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk c[16] in view view:work.top(behave) (fanout 1)
 @W:FX434 : global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk c[17] in view view:work.top(behave) (fanout 1)
 @W:FX434 : global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk c[18] in view view:work.top(behave) (fanout 1)
 @W:FX434 : global.vhd(4) | Because of resource limitations, clock buffer insertion could not be done on n
 et clk_c[19] in view view:work.top(behave) (fanout 1)
! @N:FX112 : | Setting available global buffers in chip view:work.top(behave) to 10
```

syn\_hier

Attribute/Directive

Controls the amount of hierarchical transformation across boundaries on module or component instances during optimization.

Vendor	Devices
Lattice	ECP3, iCE40, iCE40UP and older families

### syn\_hier Values

Default	Global	Object
Soft	No	View

Description
The synthesis tool determines the best optimization across hierarchical boundaries. This attribute affects only the design unit in which it is specified.
Preserves the interface of the design unit. However, when there is cell packing across the boundary, it changes the interface and does not guarantee the exact RTL interface. This attribute affects only the design unit in which it is specified.
Preserves the interface of the design unit and prevents most optimizations across the hierarchy. However, the boundary optimization for constant propagation is performed. Additionally, if all the clock logic is contained within the hard hierarchy, gated clock conversion can occur. This attribute affects only the specified design units.
Preserves the interface of the design unit with no exceptions. Fixed prevents all optimizations performed across hierarchical boundaries and retains the port interfaces as well.  For more information, see Using syn_hier fixed, on page 106.

remove	Removes the level of hierarchy for the design unit in which it is specified. The hierarchy at lower levels is unaffected. This only affects synthesis optimization. The hierarchy is reconstructed in the netlist and Technology view schematics.
macro	Preserves the interface and contents of the design with no exceptions. This value can only be set on structural netlists. (In the constraint file, or using the SCOPE editor, set syn_hier to macro on the view (the <b>v</b> : object type).
flatten	Flattens the hierarchy of all levels below, but not the one where it is specified. This only affects synthesis optimization. The hierarchy is reconstructed in the netlist and Technology view schematics. To create a completely flattened netlist, use the syn_netlist_hierarchy attribute (syn_netlist_hierarchy, on page 142), set to false.
	You can use flatten in combination with other syn_hier values; the effects are described in Using syn_hier flatten with Other Values, on page 113.
	If you apply syn_hier to a compile point, flatten is the only valid attribute value. All other values only apply to the current level of hierarchy. The compile point hierarchy is determined by the type of compile point specified, so a syn_hier value other than flatten is redundant and is ignored.

### **Description**

During synthesis, the tool dissolves as much hierarchy as possible to allow efficient logic optimization across hierarchical boundaries while maintaining optimal run times. The tool then rebuilds the hierarchy as close as possible to the original source to preserve the topology of the design.

Use the syn\_hier attribute to address specific needs to maintain the original design hierarchy during optimization. This attribute gives you manual control over flattening/preserving instances, modules, or architectures in the design.

It is advised that you avoid using  $syn\_hier="fixed"$  with tri-states.

### **Syntax Specification**

FDC file	define_attribute {object} syn_hier { <i>value</i> } define_global_attribute syn_hier {flatten}
Verilog	object /* synthesis syn_hier = "value" */;
VHDL	attribute syn_hier of object: architecture is "value";

### **SCOPE Example**

Object Type	Object	Attribute	Value	Val Type	Description	Comment
view		syn_hier	hard	string	Control hierarchy flattening	

define global attribute {syn hier} {hard}

### Example of Applying syn hier Attribute Globally

The syn\_hier attribute is not supported globally. However, you can apply this attribute globally on design hierarchies using Tcl collection commands.

To do this, create a global collection of the design views in the FDC constraint file. Then, apply the attribute to the collection as shown below:

```
define_scope_collection all_views {find {v:*}}
define attribute {$all views} {syn hier} {hard}
```

### syn hier in the SCOPE Window

If you use the SCOPE window to specify the syn\_hier attribute, do not drag and drop the object into the SCOPE spreadsheet. Instead, first select syn\_hier in the Attribute column, and then use the pull-down menu in the Object column to select the object. This is because you must set the attribute on a view (v:). If you drag and drop an object, you might not get a view object. Selecting the attribute first ensures that only the appropriate objects are listed in the Object column.

### Using syn\_hier fixed

When you use the fixed value with syn\_hier, hierarchical boundaries are preserved with no exceptions. For example, optimizations such as constant propagation and gated or generated clock conversions are not performed across these boundaries.

**Note:** It is recommended that you do not use syn\_hier with the fixed value on modules that have ports driven by tri-state gates. For details, see When Using Tri-states, on page 107.

#### When Using Tri-states

It is advised that you avoid using syn\_hier="fixed" with tri-states. However, if you do, here is how the software handles the following conditions:

Tri-states driving output ports

If a module with syn\_hier="fixed" includes tri-state gates that drive a primary output port, then the synthesis software retains a tri-state buffer so that the P&R tool can pack the tri-state into an output port.

• Tri-states driving internal logic

If a module with syn\_hier="fixed" includes tri-state gates that drive internal logic, then the synthesis software converts the tri-state gate to a MUX and optimizes within the module accordingly.

In the following code example, myreg has syn\_hier set to fixed.

```
module top(
   clk1,en1, data1,
   q1, q2
   );
input clk1, en1;
input data1;
output q1, q2;
wire cwire, rwire;
wire clk qt;
assign clk gt = en1 & clk1;
// Register module
myreq U req (
   .datain(data1),
   .rst(1'b1),
   .clk(clk gt),
   .en(1'b0),
   .dout(rwire),
   .cout(cwire)
assign q1 = rwire;
assign q2 = cwire;
endmodule
module myreq (
   datain,
   rst,
   clk,
   en,
```

:

```
dout,
   cout
   ) /* synthesis syn hier = "fixed" */;
input clk, rst, datain, en;
output dout;
output cout;
reg dreg;
assign cout = en & datain;
always @(posedge clk or posedge rst)
   begin
      if (rst)
         dreg <= 'b0;</pre>
      else
         dreg <= datain;</pre>
   end
assign dout = dreq;
endmodule
```

The HDL Analyst views show that myreg preserves its hierarchical boundaries without exceptions and prevents constant propagation and gated clock conversions optimizations.

## Effect of Using syn\_hier

The following VHDL and Verilog examples show the effects of using the fixed and macro values with the syn\_hier attribute.

#### **VHDL Example 1**

```
library ieee;
use ieee.std logic 1164.all;
entity top is
port (data1: in std logic;
   clk1: in std logic;
   en1: in std_logic;
   q1: out std logic;
   q2: out std logic);
architecture rtl of top is
signal cwire, rwire: std_logic;
signal clk gt: std logic;
component dff is
   port (datain: in std logic;
   rst: in std logic;
   clk: in std logic;
   en: in std logic;
   dout: out std logic;
   cout: out std logic);
end component;
begin
U1 : dff port map(datain => data1, rst => '1', clk =>
   clk gt, en => '0', dout => rwire, cout => cwire);
q1 <= rwire;
q2 <= cwire;
clk gt <= en1 and clk1;
end;
library ieee;
use ieee.std logic 1164.all;
entity dff is
   port (datain: in std logic;
   rst: in std logic;
   clk: in std_logic;
   en: in std logic;
   dout: out std logic;
   cout: out std_logic);
end:
architecture rtl of dff is
signal dreg: std logic;
attribute syn hier : string;
attribute syn hier of rtl: architecture is "fixed";
begin
```


```
:
```

```
process (clk, rst)
    begin
    if (rst = '1') then
        dreg<= '0';
elsif (clk'event and clk ='1') then
    dreg<= datain;
end if;
dout <= dreg;
end process;
end;</pre>
```

After applying attribute with the value *fixed*:

Verilog Module myreg(datain,rst,clk,en,dout,cout)/\*synthesis syn hier="fixed"\*/;

```
VHDL attribute syn_hier : string; attribute syn_hier of rtl: architecture is "fixed";
```



#### **Verilog Example 2**

```
module inc(a_in, a_out) /* synthesis syn_hier = "macro" */;
input [3:0] a_in;
output [3:0] a_out;
endmodule

module reg4(clk, rst, d, q);
input [3:0] d;
input clk, rst;
output [3:0] q;
reg [3:0] q;
always @(posedge clk or posedge rst)
```

:


```
if(rst)
q <= 0;
else
q <= d;
endmodule

module top(clk, rst, q);
input clk, rst;
output [3:0] q;
wire [3:0] a_in;
inc i1(q, a_in);
reg4 r1(clk, rst, a_in, q);
endmodule</pre>
```

#### After applying attribute with value macro:

```
Verilog    module inc(a_in, a_out) /* synthesis syn_hier = "macro" */;

VHDL    attribute syn_hier : string;
    attribute syn_hier of rtl: architecture is "macro";
```



#### **Using syn\_hier flatten with Other Values**

You can combine flatten with other syn\_hier values as shown below:

flatten,soft	Same as flatten.
flatten,firm	Flattens all lower levels of the design but preserves the interface of the design unit in which it is specified. This option also allows optimization of cell packing across the boundary.
flatten,remove	Flattens all lower levels of the design, including the one on which it is specified.

If you use flatten in combination with another option, the tool flattens as directed until encountering another syn\_hier attribute at a lower level. The lower level syn\_hier attribute then takes precedence over the higher level one.

These example demonstrate the use of the flatten and remove values to flatten the current level of the hierarchy and all levels below it (unless you have defined another syn\_hier attribute at a lower level).

```
Verilog module top1 (Q, CLK, RST, LD, CE, D)
    /* synthesis syn_hier = "flatten,remove" */;

    // Other code

VHDL architecture struct of cpu is
    attribute syn_hier : string;
    attribute syn_hier of struct: architecture is "flatten,remove";
    -- Other code
```

## syn\_insert\_buffer

Attribute

Inserts a technology-specific clock buffer.

Vendor	Technologies
Lattice	iCE40

#### syn\_insert\_buffer Values

Vendor	Value	Description	Technology
Lattice	SB_GB_IO SB_GB	Use the value appropriate to the object: • Ports: SB_GB_IO • Nets: SB_GB	iCE40

#### **Description**

Use this attribute to insert a clock buffer. You can also use it on a non-clock high fanout net, such as reset or common enable that needs global routing, to insert a global buffer for that port. The synthesis tool inserts a technology-specific clock buffer. The object you attach the attribute to also varies with the vendor.

Vendor	Object	Description
Lattice	Port, net	Inserts a global clock buffer on a non-clock pin.

### syn\_insert\_buffer Syntax Specification

You cannot specify this attribute as a global value.

FDC	define_attribute object syn_insert_buffer value	FDC Example
Verilog	object /* synthesis syn_insert_buffer = "value" */;	Lattice syn_insert_buffer Verilog Example
VHDL	attribute syn_insert_buffer of object: objectType is "value";	VHDL Example

#### **FDC Example**

	Enable	Object Type	Object	Attribute	Value	Value Type	Description
1	<b>✓</b>	<any></any>	<global></global>	syn_insert_buffer	1	string	Insert a buffer on a signal

### **Verilog Examples**

Refer to the following syn\_insert\_buffer Verilog examples supported for various vendors.

#### Lattice syn insert buffer Verilog Example

This section provides technology-specific examples.

```
module test
   (CLK, din1, din2, din3, din4,Q1, Q2, reset, gt1, gt2);
input qt1, qt2;
input CLK;
input reset /* synthesis syn insert buffer = "SB GB IO" */;
input din1;
input din2 /* synthesis syn insert buffer = "SB GB IO" */;
input din3 /* synthesis syn insert buffer = "SB GB IO" */;
input din4;
output reg Q1, Q2;
wire gt11 /* synthesis syn insert buffer = "SB GB" syn keep = 1 */;
assign gt11 = gt1;
wire int clk glob;
wire int clk core;
wire int clk glob_gt;
wire int clk core qt;
```

```
reg reg 1, reg 2, reg 3, reg 4;
assign int clk glob gt = CLK & gt11;
assign int clk core gt = CLK & gt2;
always @(posedge int clk core gt or negedge reset)
begin
   if (!reset)
   reg 1 <= 0;
   else
   begin
   req 1 <= din1;
   reg 2 <= din2;
   Q1 \ll reg 1 + reg 2;
   end
end
always @(posedge int clk glob gt)
begin
   req 3 \ll din3;
   req 4 <= din4;
   Q2 <= reg 3 + reg 4;
end
```

This code specifies the syn\_insert\_buffer attribute, so the tool inserts SB\_GB\_IO buffers for the reset, din2, and din3 ports. Without the attribute, these ports would use the SB\_IO buffer and infer an SB\_GB buffer on the gt11 net.

#### VHDL Example

endmodule

The following shows a VHDL code snippet for this attribute:

```
entity prep2_2 is
  port (CLK : in bit;
    RST : in bit;
    SEL : in bit;
    LDCOMP : in bit;
    LDPRE : in bit;
    DATA1,DATA2 : in std_logic_vector(7 downto 0);
    DATA0 : out std_logic_vector(7 downto 0));
attribute syn_insert_buffer : string;
attribute syn_insert_buffer of rst : signal is "SB_GB_IO";
end prep2_2;
```

## syn insert pad

**Attribute** 

Removes an existing I/O buffer from a port or net when I/O buffer insertion is enabled.

Vendor	Technology
Lattice	iCE40, iCE40UP

#### syn\_insert\_pad Values

Value	Description	Default	Global	Object
0	Removes an IBUF/OBUF from a port or net	None	No	Port, net
1	Replaces a previously removed IBUF/OBUF on a port or net.	None	No	Port, net

#### **Description**

The syn\_insert\_pad attribute is used when the Disable I/O Insertion option is not enabled (when buffers are automatically inserted) to allow users to selectively remove an individual buffer from a port or net or to replace a previously removed buffer.

- Setting the attribute to 0 on a port or net removes the I/O buffer (or prevents an I/O buffer from being automatically inserted).
- Setting the attribute to 1 on a port or net replaces a previously removed I/O buffer.

The syn\_insert\_pad attribute can only be applied through a constraint file.

:

#### syn\_insert\_pad Syntax

FDC define\_attribute {object} syn\_insert\_pad {1|0}

SCOPE Example


#### **SCOPE Example**

The following figure shows the attribute applied to the RST port using the SCOPE window:

Enable	Object Type	Object	Attribute	Value	Value Type
✓	<any></any>	p:RST	syn_insert_pad	0	


## Effect of Using syn\_insert\_pad

Original design before applying syn\_insert\_pad (or after applying syn\_insert\_pad with a value of 1 to replace a previously removed buffer).



Technology view after applying syn\_insert\_pad with a value of 0 to remove the original buffer from the RST input.

:



## syn\_isclock

Directive

Specifies an input port on a black box as a clock.

#### syn\_isclock Values

Value	Description	Object
1   true	Specifies input port is a clock.	Input port on a black box
0   false	Specifies input port is not a clock.	Input port on a black box

#### **Description**

Used with the syn\_black\_box directive and specifies an input port on a black box as a clock. Use the syn\_isclock directive to specify that an input port on a black box is a clock, even though its name does not correspond to one of the recognized names. Using this directive connects it to a clock buffer if appropriate. The data type is Boolean.

The syn\_isclock directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 44 for a list of the associated directives.

#### syn\_isclock Values Syntax

Verilog	object I* synthesis syn_isclock = 1 */;
VHDL	attribute syn_isclock of object: objectType is true;

#### **Verilog Example**

```
module test (myclk, a, b, tout,) /* synthesis syn_black_box */;
input myclk /* synthesis syn_isclock = 1 */;
input a, b;
output tout;
endmodule
```

```
//Top Level
module top (input clk, input a, b, output fout);
test U1 (clk, a, b, fout);
endmodule
```

#### **VHDL Example**

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity test is
generic (size: integer := 8);
port (tout : out std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
     myclk : in std logic);
attribute syn isclock : boolean;
attribute syn isclock of myclk: signal is true;
end;
architecture rtl of test is
attribute syn black box : boolean;
attribute syn black box of rtl: architecture is true;
begin
end;
-- TOP Level--
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity top is
generic (size: integer := 8);
port (fout: out std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
   clk: in std logic
   );
end:
architecture rtl of top is
component test
generic (size: integer := 8);
port (tout : out std logic vector (size- 1 downto 0);
```


```
.
```

```
a : in std_logic_vector (size- 1 downto 0);
b : in std_logic_vector (size- 1 downto 0);
    myclk : in std_logic
);
end component;

begin
U1 : test port map (fout, a, b, clk);
end;
```


#### Effect of Using syn\_isclock

This figure shows the HDL Analyst Technology view before using syn\_isclock:



:

This figure shows the HDL Analyst Technology view after using syn\_isclock:



## syn\_keep

#### Directive

Preserves the specified net and keeps it intact during optimization and synthesis.

Vendor	Technology	Global	Object
All	All	No	Net

#### syn keep Values

Value	Description
0   false (Default)	Allows nets to be optimized away.
1   true	Preserves the specified net and keeps it intact during optimization and synthesis.

#### **Description**

With this directive, the tool preserves the net without optimizing it away by placing a temporary keep buffer primitive on the net as a placeholder. You can view this buffer in the schematic views (see Effect of Using syn\_keep, on page 130 for an example). The buffer is not part of the final netlist, so no extra logic is generated. There are various situations where this directive is useful:

- To preserve a net that would otherwise be removed as a result of optimization. You might want to preserve the net for simulation results or to obtain a different synthesis implementation.
- To prevent duplicate cells from being merged during optimization. You apply the directive to the nets connected to the input of the cells you want to preserve.
- As a placeholder to apply the -through option of the set\_multicycle\_path or set\_false\_path timing constraint. This allows you to specify a unique path as a multiple-cycle or false path. Apply the constraint to the keep buffer.

• To prevent the absorption of a register into a macro. If you apply syn\_keep to a reg or signal that will become a sequential object, the tool keeps the register and does not absorb it into a macro.

#### syn\_keep with Multiple Nets in Verilog

In the following statement, syn\_keep only applies to the last variable in the wire declaration, which is net c:

```
wire a,b,c /* synthesis syn keep=1 */;
```

To apply syn\_keep to all the nets, use one of the following methods:

Declare each individual net separately as shown below.

```
wire a /* synthesis syn_keep=1 */;
wire b /* synthesis syn_keep=1 */;
wire c /* synthesis syn keep=1 */;
```

• Use Verilog 2001 parenthetical comments, to declare the syn\_keep directive as a single line statement.

```
(* syn keep=1 *) wire a,b,c;
```

For more information, see Attribute Examples Using Verilog 2001 Parenthetical Comments, on page 105.

#### syn\_keep and SystemVerilog Data Types

The syn\_keep directive can be used for SystemVerilog data types, like logic, wire, or bit to preserve a net with the specified SystemVerilog data type. An example is provided below:

```
module test (input din1, din2, din3, input clk, output reg dout);
User defined data type
typedef logic signals;
struct {
   signals A_1;
   signals B_1;
   } foo;
logic temp /* synthesis syn keep = 1 */;
```

```
:
```

```
wire add;
assign add = din1 + din2;
assign temp= add /* synthesis syn_keep = 1 */;
always@(posedge clk)
   begin
      dout <= temp;
   end
endmodule</pre>
```

The following table shows examples of supported SystemVerilog data type assignments allowed with the syn keep directive:

```
Assignment in always block,
                                 assign keep1 wireand out;
                                 assign keep2 wireand out;
syn keep works
                                 always @(*) begin
                                   keep1 bitand out;
                                   keep2 bitand out;
                                   keep1 byteand out;
                                   keep2 byteand out;
                                   keep1 longintand out;
                                   keep2 longintand out;
                                   keep1 shortintand out;
                                   keep2 shortintand out;
Assignment outside always block,
                                 assign keep1 wireand out;
syn keep does not work
                                 assign keep2 wireand out;
                                 assign keep1 bitand out;
                                 assign keep2 bitand out;
                                 assign keep1 byteand out;
                                 assign keep2 byteand out;
                                 assign keep1 longintand out;
                                 assign keep2 longintand out;
                                 assign keep1 shortintand out;
                                 assign keep2 shortintand out;
```

For information about supported SystemVerilog data types, see Data Types, on page 115.

#### Comparison of syn keep, syn preserve, and syn noprune

Although these directives all work to preserve logic from optimization, syn keep, syn preserve, and syn noprune work on different objects:

syn_keep	Only works on nets and combinational logic. It ensures that the wire is kept during synthesis, and that no optimizations cross the wire. This directive is usually used to prevent unwanted optimizations and to ensure that manually created replications are preserved. When applied to a register, the register is preserved and not absorbed into a macro.
syn_preserve	Ensures that registers are not optimized away.
syn_noprune	Ensures that a black box is not optimized away when its outputs are unused (i.e., when its outputs do not drive any logic).

See Preserving Objects from Being Optimized Away, on page 443 in the *User Guide* for more information.

#### syn\_keep Syntax

Verilog	<pre>object /* synthesis syn_keep = 1 */;</pre>	Verilog Example
VHDL	attribute syn_keep : boolean attribute syn_keep of object : objectType is true;	VHDL Example

#### **Verilog Example**

```
object /* synthesis syn_keep = 1 */;
```

*object* is a wire or reg declaration for combinational logic. Make sure that there is a space between the object name and the beginning of the comment slash (/).

Here is the source code used to produce the results shown in Effect of Using syn\_keep, on page 130.

```
module example2(out1, out2, clk, in1, in2);
output out1, out2;
input clk;
input in1, in2;
wire and_out;
wire keep1 /* synthesis syn keep=1 */;
```

```
:
```

```
wire keep2 /* synthesis syn_keep=1 */;
reg out1, out2;
assign and_out=in1&in2;
assign keep1=and_out;
assign keep2=and_out;
always @(posedge clk)begin;
   out1<=keep1;
   out2<=keep2;
end
endmodule</pre>
```

#### VHDL Example

attribute syn\_keep of object: objectType is true;

object is a single or multiple-bit signal.


Here is the source code used to produce the schematics shown in Effect of Using syn\_keep, on page 130.

```
entity example2 is
  port (in1, in2 : in bit;
         clk : in bit;
         out1, out2 : out bit);
end example2;
architecture rt1 of example2 is
attribute syn keep : boolean;
signal and out, keep1, keep2: bit;
attribute syn keep of keep1, keep2 : signal is true;
begin
and out <= in1 and in2;
keep1 <= and out;
keep2 <= and out;
   process(clk)
  begin
      if (clk'event and clk = '1') then
         out1 <= keep1;
         out2 <= keep2;
      end if;
   end process;
end rt1:
```

Effect of Using syn keep

When you use syn\_keep on duplicate logic, the tool retains it instead of optimizing it away. The following figure shows the Technology view for two versions of a design.

In the first, syn\_keep is set on the nets connected to the inputs of the registers out1 and out2, to prevent sharing. The second figure shows the same design without syn\_keep. Setting syn\_keep on the input wires for the registers ensures that the design has duplicate registered outputs for out1 and out2. If you do not apply syn\_keep to keep1 and keep2, the software optimizes out1 and out2, and only has one register.



## syn\_looplimit

Directive

**VHDL** 

Specifies a loop iteration limit for while loops in the design.

#### **Description**

VHDL only. For Verilog applications use the loop\_limit directive (see loop\_limit, on page 28).

The syn\_looplimit directive specifies a loop iteration limit for a while loop on a per-loop basis, when the loop index is a variable, not a constant. If your design requires a variable loop index, use the syn\_looplimit directive to specify a limit for the compiler. If you do not, you can get a "while loop not terminating" compiler error.

The limit cannot be an expression.

Alternatively, you can use the set\_option looplimit command (Loop Limit GUI option) to set a global loop limit that overrides the default of 2000 loops. To use the Loop Limit option on the VHDL tab of the Implementation Options panel, see VHDL Panel, on page 365 in the *Command Reference*.

#### syn\_looplimit Summary

Technology	Global	Object
All	Yes	Architecture

#### syn\_looplimit Syntax

VHDL	attribute syn_looplimit : integer;	VHDL Example
	attribute syn_looplimit of labelName : label is value;	

**VHDL Example** 

```
library ieee;
use ieee.std logic 1164.all;
use IEEE.numeric std.all;
entity test is
port (
   clk : in std logic;
   d in : in std logic vector(2999 downto 0);
   d_out: out std_logic_vector(2999 downto 0)
   );
end test;
architecture beh of test is
attribute syn looplimit : integer;
attribute syn looplimit of loopabc: label is 3000;
begin
   process (clk)
   variable i, k: integer := 0;
   if (clk'event and clk = '1') then
      loopabc: while (k<2999) loop
         k := k + 1;
            d out(k) \ll d in(k);
         end loop loopabc;
         d out(0) \ll d in(0);
      end if;
   end process;
end beh;
```

# syn maxfan

#### Attribute

Overrides the default (global) fanout guide for an individual input port, net, or register output.

Vendor	Technology	Default
Lattice	ECP3, ECP2S, ECP2M, ECP2 ECP/EC XP2/XP SC/SCM, MachXO	None

#### syn\_maxfan Value

|--|--|

#### **Description**

syn\_maxfan overrides the global fanout for an individual input port, net, or register output. You set the default Fanout Guide for a design through the Device panel on the Implementation Options dialog box or with the -fanout\_limit command. Use the syn\_maxfan attribute to specify a different (local) value for individual I/Os.

Generally, syn\_maxfan and the default fanout guide are suggested guidelines only, but in certain cases they function as hard limits.

• When they are guidelines, the synthesis tool takes them into account, but does not always respect them absolutely. The synthesis tool does not respect the syn\_maxfan limit if the limit imposes constraints that interfere with optimization.

You can apply the syn\_maxfan attribute to the following objects:

- Registers or instances.
- Ports or nets. If you apply the attribute to a net, the synthesis tool creates a KEEPBUF component and attaches the attribute to it to prevent the net itself from being optimized away during synthesis.

The syn\_maxfan attribute is often used along with the syn\_noclockbuf attribute on an input port that you do not want buffered. There are a limited number of clock buffers in a design, so if you want to save these special clock buffer resources for other clock inputs, put the syn\_noclockbuf attribute on the clock signal. If timing for that clock signal is not critical, you can turn off buffering completely to save area. To turn off buffering, set the maximum fanout to a very high number; for example, 1000.

Similarly, you use syn\_maxfan with the syn\_replicate attribute in certain technologies to control replication.

#### syn\_maxfan Syntax

**Object Type** 

Global

VHDL

No	Registers, instances, ports, nets	
FDC	define_attribute {object} syn_maxfan {integer}	FDC Example
Verilog	object /* synthesis syn_maxfan = "value" */;	Verilog Example

#### **FDC Example**

define\_attribute {object} syn\_maxfan {integer}

Enable	Object Type	Object	Attribute	Value	Value Type	Description
◀	<any></any>	<global></global>	syn_maxfan	1	integer	Overrides the defaul

attribute syn \_maxfan of object: objectType is "value";

#### **Verilog Example**

```
object I* synthesis syn_maxfan = "value" *I;
```

#### For example:

```
module syn_maxfan (clk,rst,a,b,c);
input clk,rst;
input [7:0] a,b;
output req [7:0] c;
```

VHDL Example

```
:
```

```
reg d/* synthesis syn_maxfan=3 */;
always @ (posedge clk)
  begin
    if(rst)
        d <= 0;
  else
        d <= ~d;
  end

always @ (posedge d)
  begin
        C <= a^b;
  end

endmodule</pre>
```

#### **VHDL Example**

attribute syn\_maxfan of object: objectType is "value";

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity maxfan is
   port (a : in std logic vector(7 downto 0);
      b : in std logic vector(7 downto 0);
      rst : in std logic;
      clk : in std logic;
      c : out std logic vector(7 downto 0));
end maxfan;
architecture rtl of maxfan is
signal d : std logic;
attribute syn maxfan : integer;
attribute syn maxfan of d : signal is 3;
begin
process (clk)
  begin
   if (clk'event and clk = '1') then
      if (rst = '1') then
      d <= '0';
```

:


```
else
    d <= not d;
end if;
end if;
end process;

process (d)
    begin
    if (d'event and d = '1') then
    c <= a and b;
end if;
end process;

end rtl;</pre>
```

## Effect of Using syn\_maxfan


Before applying syn\_maxfan:



After applying the attribute syn\_maxfan, the register d is replicated three times (shown in red) because its actual fanout is 8, but we have restricted it to 3.

Verilog	reg d/* synthesis syn_maxfan=3 */;
VHDL	attribute syn_maxfan of d : signal is 3;





## syn\_multstyle

**Attribute** 

Determines how multipliers are implemented.

Vendor	Device	Values
Lattice	ECP3/ECP2S/ECP2M/ECP2 ECP/EC XP2/XP MACHXO	block_mult   logic
	iCE40UP (Radiant Software)	DSP   logic

#### syn\_multstyle Values

Value	Description	Default
block_mult	Implements the multipliers as dedicated hardware blocks: Lattice—DSP blocks	X
logic	Implements the multipliers as logic.	-
DSP	Implements the multipliers as dedicated hardware blocks	

This table lists the valid values for each vendor:

Lattice	<ul> <li>block_mult</li> <li>Uses dedicated hardware DSP blocks. This is the default.</li> </ul>
	<ul> <li>logic     Uses logic instead of dedicated resources.</li> </ul>

#### **Description**

This attribute specifies whether the multipliers are implemented as dedicated hardware blocks or as logic. The implementation varies with the technology, as shown in the preceding table.

#### syn\_multstyle Syntax

#### Global Attribute Object

Yes	Module or instance

The following shows the attribute syntax when specified in different files:

```
FDC define_attribute { instance} syn_multstyle SCOPE Example { block_mult | logic} Global attribute: define_global_attribute syn_multstyle { block_mult | logic} }


Verilog input net /* synthesis syn_multstyle = Verilog Example "block_mult | logic" */;

VHDL attribute syn_multstyle of instance : signal is "block_mult | logic";
```

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.

#### **SCOPE Example**

This SCOPE example specifies that the multipliers be globally implemented as logic:



This example specifies that multipliers be implemented as logic.

```
define_attribute {temp[15:0]} syn_multstyle {logic}
```

#### **Verilog Example**

```
module mult(a,b,c,r,en);
input [7:0] a,b;
output [15:0] r;
input [15:0] c;
input en;
wire [15:0] temp /* synthesis syn_multstyle="logic" */;
assign temp = a*b;
assign r = en ? temp: c;
endmodule
```

#### **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
USE ieee.numeric std.all;
entity mult is
   port (clk: in std logic;
      a : in std logic vector(7 downto 0);
      b : in std logic vector(7 downto 0);
      c : out std logic vector(15 downto 0))
end mults:
architecture rtl of mult is
signal mult i : std logic vector(15 downto 0);
attribute syn multstyle : string;
attribute syn multstyle of mult i : signal is "logic";
mult i <= std logic vector(unsigned(a) *unsigned(b));</pre>
   process(clk)
   begin
      if (clk'event and clk = '1') then
         c <= mult i;
      end if;
   end process;
end rtl;
```

syn\_netlist\_hierarchy

#### Attribute

Determines if the generated netlist is to be hierarchical or flat.

Vendor	Technology
Lattice	EC, SC, XP families

#### syn\_netlist\_hierarchy Values

Value	Description	Default
1/true	Allows hierarchy generation	Default
0/false	Flattens hierarchy in the netlist	

#### **Description**

A global attribute that controls the generation of hierarchy in the output netlist when assigned to the top-level module in your design. The default (1/true) allows hierarchy generation, and setting the attribute to 0/false flattens the hierarchy and produces a completely flattened output netlist.

### **Syntax Specification**

Global	Object		
Yes	Module/Architecture		

FDC	define_global_attribute syn_netlist_hierarchy {0 1}	SCOPE Example
Verilog	object /* synthesis syn_netlist_hierarchy = 0 1 */;	Verilog Example
VHDL	attribute syn_netlist_hierarchy of object: objectType is true false;	VHDL Example

#### **SCOPE Example**

Enable	Object Type	Object	Attribute	Value	Value Type	Description
•	global	<global></global>	syn_netlist_hierarchy	1	boolean	Enable hierarchy reconstruction

#### **Verilog Example**

```
module fu add(input a,b,cin,output su,cy);
assign su = a ^ b ^ cin;
assign cy = (a \& b) \mid ((a^b) \& cin);
endmodule 4
module rca adder#(parameter width =4)
   (input [width-1:0] A, B, input CIN,
    output [width-1:0] SU, output COUT);
wire [width-2:0] CY;
fu add FA0(.su(SU[0]),.cy(CY[0]),.cin(CIN),.a(A[0]),.b(B[0]));
fu add FA1(.su(SU[1]),.cy(CY[1]),.cin(CY[0]),.a(A[1]),.b(B[1]));
fu add FA2(.su(SU[2]),.cy(CY[2]),.cin(CY[1]),.a(A[2]),.b(B[2]));
fu add FA3(.su(SU[3]),.cy(COUT),.cin(CY[2]),.a(A[3]),.b(B[3]));
endmodule
module rp top#(parameter width =16)
   (input [width-1:0] A1, B1, input CIN1,
    output [width- 1:0] SUM, output COUT1) /*synthesis
      syn netlist hierarchy=0*/;
wire [2:0] CY1;
rca adder RAO (.SU(SUM[3:0]),.COUT(CY1[0]),.CIN(CIN1),
   .A(A1[3:0]), .B(B1[3:0]));
rca adder RA1(.SU(SUM[7:4]),.COUT(CY1[1]),.CIN(CY1[0]),
   .A(A1[7:4]), .B(B1[7]));
rca adder RA2 (.SU(SUM[11:8]),.COUT(CY1[2]),.CIN(CY1[1]),
   .A(A1[11:8]),.B(B1[11:8]));
rca adder RA3(.SU(SUM[15:12]),.COUT(COUT1),.CIN(CY1[2]),
   .A(A1[15:12]),.B(B1[15:12]));
endmodule
```

#### **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
entity FULLADDER is
   port (a, b, c : in std logic;
         sum, carry: out std logic);
end FULLADDER;
architecture fulladder behav of FULLADDER is
begin
   sum <= (a xor b) xor c ;</pre>
   carry <= (a and b) or (c and (a xor b));
end fulladder behav;
library ieee;
use ieee.std logic 1164.all;
entity FOURBITADD is
   port (a, b : in std logic vector(3 downto 0);
         Cin : in std logic;
         sum : out std logic vector (3 downto 0);
         Cout, V : out std logic);
end FOURBITADD;
architecture fouradder structure of FOURBITADD is
signal c: std logic vector (4 downto 1);
component FULLADDER
   port (a, b, c: in std logic;
         sum, carry: out std logic);
end component;
begin
   FA0: FULLADDER
      port map (a(0), b(0), Cin, sum(0), c(1));
   FA1: FULLADDER
      port map (a(1), b(1), C(1), sum(1), c(2));
   FA2: FULLADDER
      port map (a(2), b(2), C(2), sum(2), c(3));
   FA3: FULLADDER
      port map (a(3), b(3), C(3), sum(3), c(4));
   V \le c(3) \text{ xor } c(4);
   Cout <= c(4);
end fouradder structure;
```

```
library ieee;
use ieee.std logic 1164.all;
entity BITADD is
   port (A, B: in std logic vector(15 downto 0);
         Cin: in std logic;
         SUM: out std logic vector (15 downto 0);
         COUT: out std logic);
end BITADD;
architecture adder structure of BITADD is
attribute syn netlist hierarchy: boolean;
attribute syn netlist hierarchy of adder structure:
   architecture is false;
signal C: std logic vector (4 downto 1);
component FOURBITADD
   port (a, b: in std logic vector(3 downto 0);
         Cin : in std logic;
         sum : out std logic vector (3 downto 0);
         Cout, V: out std logic);
end component;
begin
   F1: FOURBITADD
      port map (A(3 downto 0), B(3 downto 0),
                Cin, SUM(3 downto 0), C(1));
   F2: FOURBITADD
      port map (A(7 downto 4), B(7 downto 4),
                C(1), SUM(7 downto 4),C(2));
   F3: FOURBITADD
      port map (A(11 downto 8), B(11 downto 8),
                C(2), SUM(11 downto 8), C(3));
   F4: FOURBITADD
      port map (A(15 downto 12), B(15 downto 12),
                C(3), SUM(15 downto 12), C(4));
   COUT <= c(4);
end adder structure;
```


:

## **Effect of Using syn\_netlist\_hierarchy**

Without applying the attribute (default is to allow hierarchy generation) or setting the attribute to 1/true creates a hierarchical netlist.

```
Verilog     output[width-1:0]SUM,output COUT1)
     /*synthesis syn_netlist_hierarchy=1*/;


VHDL     attribute syn_netlist_hierarchy of adder_structure :
     architecture is true;
```



Applying the attribute with a value of 0/false creates a flattened netlist.

```
Verilog    output[width-1:0]SUM,output COUT1)
    /*synthesis syn_netlist_hierarchy=0*/;

VHDL    attribute syn_netlist_hierarchy of adder_structure :
    architecture is false;
```



## syn\_hier flatten and syn\_netlist\_hierarchy

The syn\_hier=flatten attribute and the syn\_netlist\_hierarchy=false attributes both flatten hierarchy, but work slightly differently. Use the syn\_netlist\_hierarchy attribute if you want a completely flattened netlist (this attribute flattens all levels of hierarchy). When you set syn\_hier=flatten, you flatten the hierarchical levels below the component on which it is set, but you do not flatten the current hierarchical level where it is set. Refer to syn\_hier, on page 104 for information about this attribute.

:

# syn\_noarrayports

#### Attribute

Specifies signals as scalar in the output file.

Vendor	Devices
Lattice	ECP3, iCE40, iCE40UP and older families

## syn\_noarrayports Values

Default	Global	Object
0	Yes	Module/Architecture

## **Description**

Use this attribute to specify that the ports of a design unit be treated as individual signals (scalars), not as buses (arrays) in the output file.

## **Syntax Specification**

SCOPE	define_global_attribute syn_noarrayports {0 1}
Verilog	object /* synthesis syn_noarrayports = 0   1;
VHDL	attribute syn_noarrayports of object: objectType is true   false;

## **SCOPE Example**

_				E SOURCE			F 20 879	12
100	Enabled	Object Type	Object	Attribute	Value	Val Type	Description	Comment
1	₹	global	<global></global>	syn_noarrayports	1	boolean	Disable array ports	

# Verilog Example

```
module adder8(cout, sum, a, b, cin)
   /* synthesis syn_noarrayports = "1" */;
input[7:0] a,b;
input cin;
output reg[7:0] sum;
output reg cout;
always@(*)
begin
{cout, sum} = a + b + cin;
end
endmodule
```

## **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity ADDER is
generic(n: natural :=8);
port(A:
            in std logic vector(n-1 downto 0);
         in std logic vector(n-1 downto 0);
             out std logic;
   carry:
           out std logic vector(n-1 downto 0)
);
end ADDER;
architecture adder struct of ADDER is
attribute syn noarrayports : boolean;
attribute syn noarrayports of adder struct : architecture is true;
signal result: std logic vector(n downto 0);
begin
   result <= ('0' & A)+('0' & B);
   sum <= result(n-1 downto 0);</pre>
   carry <= result(n);</pre>
end adder struct;
```

Effect of Using syn noarrayports

This example shows the netlist before applying the attribute:

```
Verilog
             module adder8(cout,sum,a,b,cin)/* synthesis syn_noarrayport="0" */
VHDL
             attribute syn noarrayports : boolean;
             attribute syn_noarrayports of adder_struct : architecture is false;
(library work
  (edifLevel 0)
  (technology (numberDefinition))
  (cell ADDER (cellType GENERIC)
    (view behv (viewType NETLIST)
     (interface
      (port (array (rename A "A(7:0)") 8) (direction INPUT))
      (port (array (rename B "B(7:0)") 8) (direction INPUT))
      (port (array (rename sum "sum(7:0)") 8) (direction OUTPUT))
      (port carry (direction OUTPUT))
     )
```

This example shows the netlist after applying the attribute:

```
Verilog
                      module adder8(cout,sum,a,b,cin)/* synthesis syn noarrayport="1" */
VHDL
                      attribute syn noarrayports : boolean;
                      attribute syn noarrayports of adder struct : architecture is true;
(library work
  (edifLevel 0)
  (technology (numberDefinition))
  (cell ADDER (cellType GENERIC)
    (view behv (viewType NETLIST)
     (interface
       (port (rename A 0 "A(0)") (direction INPUT))
       (port (rename A 1 "A(1)") (direction INPUT))
       (port (rename A 2 "A(2)") (direction INPUT))
       (port (rename A 3 "A(3)") (direction INPUT))
       (port (rename A 4 "A(4)") (direction INPUT))
       (port (rename A 5 "A(5)") (direction INPUT))
       (port (rename A 6 "A(6)") (direction INPUT))
       (port (rename A 7 "A(7)") (direction INPUT))
       (port (rename B 0 "B(0)") (direction INPUT))
       (port (rename B_1 "B(1)") (direction INPUT))
       (port (rename B 2 "B(2)") (direction INPUT))
       (port (rename B_3 "B(3)") (direction INPUT))
       (port (rename B 4 "B(4)") (direction INPUT))
       (port (rename B 5 "B(5)") (direction INPUT))
       (port (rename B 6 "B(6)") (direction INPUT))
       (port (rename B 7 "B(7)") (direction INPUT))
       (port carry (direction OUTPUT))
       (port (rename sum 0 "sum(0)") (direction OUTPUT))
       (port (rename sum 1 "sum(1)") (direction OUTPUT))
       (port (rename sum 2 "sum(2)") (direction OUTPUT))
       (port (rename sum_3 "sum(3)") (direction OUTPUT))
       (port (rename sum 4 "sum(4)") (direction OUTPUT))
       (port (rename sum 5 "sum(5)") (direction OUTPUT))
       (port (rename sum 6 "sum(6)") (direction OUTPUT))
       (port (rename sum 7 "sum(7)") (direction OUTPUT))
```

# syn\_noclockbuf

Attribute

Turns off automatic clock buffer usage.

Vendor	Technology
Lattice	all, including iCE40

## syn\_noclockbuf Values

Value Description			
0/false (Default)	Turns on clock buffering.	_	
1/true	Turns off clock buffering.	_	
1/ 1140	rams on croon sanoring.		

## **Description**

The synthesis tool uses clock buffer resources, if they exist in the target module, and puts them on the highest fanout clock nets. You can turn off automatic clock buffer usage by using the syn\_noclockbuf attribute. For example, you can put a clock buffer on a lower fanout clock that has a higher frequency and a tighter timing constraint.

You can turn off automatic clock buffering for nets or specific input ports. Set the Boolean value to 1 or true to turn off automatic clock buffering.

You can attach this attribute to a port or net in any hard architecture or module whose hierarchy will not be dissolved during optimization.

# **Constraint File Syntax and Example**

Global Support	Object
Yes	module/architecture

define\_attribute {clock\_port} syn\_noclockbuf {0|1}

## define\_global\_attribute syn\_noclockbuf {0|1}

For example:

```
define_attribute {clk} syn_noclockbuf {1}
define global attribute syn noclockbuf {1}
```

## **FDC Example**

The syn\_noclockbuf attribute can be applied in the SCOPE window as shown:

	Enabled	Object Type	Object	Attribute	Value	Val Type	Description
1	•	global	<global></global>	syn_noclockbuf	1	boolean	Use normal input buffer

## **Verilog Syntax and Examples**

object I\* synthesis syn\_noclockbuf = 1 | 0 \*/;

```
module ckbufg (d,clk,rst,set,q);
input d,rst,set;
input clk  /*synthesis syn_nocclockbuf=1*/;
output reg q;
always@(posedge clk)
begin
if(rst)
q<=0;
else if(set)
q<=1;
else
q<=d;
end
endmodule</pre>
```

**VHDL Syntax and Examples** 

attribute syn\_noclockbuf of object: objectType is true | false;

```
library IEEE;
use IEEE.std logic 1164.all;
entity d ff srss is
port (d,clk,reset,set : in STD_LOGIC;
            q : out STD LOGIC);
attribute syn noclockbuf: Boolean;
attribute syn noclockbuf of clk: signal is false;
end d ff srss;
architecture d ff srss of d ff srss is
begin
process(clk)
begin
if clk'event and clk='1' then
if reset='1' then
q <= '0';
elsif set='1' then
q <= '1';
else
a \ll d;
end if;
end if;
end process;
end d ff srss;
```

## Effect of Using syn\_noclockbuf


The following graphic shows a design without the syn noclockbuf attribute.

.

```
Verilog input clk /*synthesis syn_noclockbuf=0*/;
VHDL attribute syn_noclockbuf: Boolean;
attribute syn_noclockbuf of clk : signal is false;
```

## Global buffers are inferred

Ι




The following graphic shows a design with the syn\_noclockbuf attribute.

```
:
```

```
Verilog input clk /*synthesis syn_noclockbuf=1*/;
VHDL attribute syn_noclockbuf: Boolean;
    attribute syn_noclockbuf of clk: signal is true;
```

#### No global buffers inferred



# **Global Support**

When syn\_noclockbuf attribute is applied globally, global buffers are inferred by default. If the syn\_noclockbuf attribute value is set to 1, global buffers are not inferred.

.

HDL module
 ckbufg(d1,d2,d3,d4,clk1,clk2,clk3,clk4,rst,set,q1,q2,q3,q4)/\*synthesis
 syn noclockbuf=1\*/;

FDC define global attribute {syn noclockbuf} {1}

# After applying attribute Before Applying attribute

syn\_noclockpad

#### Attribute

When you specify the syn\_noclockpad attribute on a clock net connected to an input port, the software creates SB\_IO and connects it to an input port.

Vendor	Technology
Lattice	iCE40 and iCE40LM families

## syn\_noclockpad Values

Global Support	Default	Object
Yes	0   false	Clock net

## **Description**

When you specify the syn\_noclockpad attribute on a clock net connected to an input port, the software creates SB\_IO and connects it to an input port. The software infers SB\_GB and drives this buffer using the SB\_IO connection. The SB\_GB buffer is created if the number of global buffers already used in the design satisfies the resource limitation.

## syn\_noclockpad Syntax

The following table summarizes the syntax in different files.

FDC	define_attribute {p: <i>clockName</i> } syn_noclockpad {0 / 1} define_global_attribute syn_noclockpad {0   1}	FDC Example
Verilog	object /* synthesis syn_noclockpad = "0   1"*/;	Example – Verilog syn_noclockpad
VHDL	attribute syn_noclockpad : boolean; attribute syn_noclockpad of <i>object</i> : <i>objectType</i> is false / true;	Example – VHDL syn_noclockpad

## **FDC Example**

Enable	Object Type	Object	Attribute	Value	√alue Type	Description	Comment
✓	<any></any>	p:CLK	syn_noclockpad	1	boolean	Convert SB_GB_IO to SB_IO and SB_GB	

define attribute {p:CLK} {syn noclockpad} {1}

## Example - Verilog syn\_noclockpad


There are two clocks in this example; the syn\_noclockpad attribute has been set on CLK so it does not use the buffer SB\_GB\_IO, but uses SB\_IO with SB\_GB buffers instead.

## Example - VHDL syn\_noclockpad

## Effect of Using syn\_noclockpad

The syn\_noclockpad attribute is specified on the input CLK, such that the software creates SB\_IO and connects it to an input port. The SB\_IO is used with SB\_GB buffers, as shown in the Technology view below.

:



# syn\_noprune

#### Directive

Prevents optimizations for instances and black-box modules (including technology-specific primitives) with unused output ports.

Vendor	Technology	Global	Object
A11	A11	No	Verilog module/instance VHDL architecture/component

## syn\_noprune Values

Value	Description
0   false (Default)	Allows instances and black-box modules with unused output ports to be optimized away.
1   true	Prevents optimizations for instances and black-box modules with unused output ports.

## **Description**

Use this directive to prevent the removal of instances, black-box modules, and technology-specific primitives with unused output ports during optimization.

By default, the synthesis tool removes any module that does not drive logic as part of the synthesis optimization process. If you want to keep such an instance in the design, use the syn\_noprune directive on the instance or module, along with syn hier set to hard.

The syn\_noprune directive can prevent a hierarchy from being dissolved or flattened. To ensure that a design with multiple hierarchies is preserved, apply this directive on the leaf hierarchy, which is the lower-most hierarchical level. This is especially important when hierarchies cannot be accessed or edited.

For further information about this and other directives used for preserving logic, see Comparison of syn\_keep, syn\_preserve, and syn\_noprune, on page 128, and *Preserving Objects from Being Optimized Away*, on page 443 in the *User Guide*.

## syn\_noprune Syntax

Verilog	<pre>object /* synthesis syn_noprune = 1 */;</pre>	Verilog Examples
VHDL	attribute syn_noprune : boolean attribute syn_noprune of <i>object</i> : <i>objectType</i> is true;	VHDL Examples

## **Verilog Examples**

This section contains code snippets and examples.

## Verilog Example 1: Module Declaration

syn\_noprune can be applied in two places: on the module declaration or in the top-level instantiation. The most common place to use syn\_noprune is in the declaration of the module. By placing it here, all instances of the module are protected.

```
module top (a,b,c,d,x,y); /* synthesis syn_noprune=1 */;
// Other code
```

The results for this example are shown in Effect of Using syn\_noprune: Example 1, on page 164.

## Verilog Black Box Declaration

Here is a snippet showing syn\_noprune used on black box instances. If your design uses multiple instances with a single module declaration, the synthesis comment must be placed before the comma (,) following the port list for each of the instances.

```
my_design my_design1(out,in,clk_in) /* synthesis syn_noprune=1 */;
my_design my_design2(out,in,clk_in) /* synthesis syn_noprune=1 */;
```

In this example, only the instance my\_design2 will be removed if the output port is not mapped.

## Verilog Example 2: Hierarchical Design

In this example, syn\_noprune is applied on the leaf-level module sub1. Although syn\_noprune has not been applied to the intermediate level hierarchy, the directive is specified on an instance of module sub1 that includes inst1, inst2, and inst3. The software propagates this directive upwards in the hierarchy chain. See Effect of Using syn\_noprune: Example 2, on page 165.

## **VHDL Examples**

This section contains code snippets and examples.

#### Architecture Declaration

The syn\_noprune directive is normally associated with the names of architectures. Once it is associated, any component instantiation of the architecture (design unit) is protected from being deleted.

```
library ieee;
architecture mydesign of rtl is
attribute syn_noprune : boolean;
attribute syn_noprune of mydesign : architecture is true;
-- Other code
```

## VHDL Example 3: Component Declaration

The results for this example are shown in Effect of Using syn\_noprune: Example 3, on page 167.

## VHDL Example: Component Instance Declaration

The syn\_noprune directive works the same on component instances as with a component declaration.

## VHDL Example 4: Black Box

The results for this example are shown in Effect of Using syn\_noprune: Example 4, on page 168.

Mixed Language Example

The syn\_noprune directive can be specified on a module or architecture in a mixed Verilog and VHDL design.

## Example 5: Mixed Language Design

The syn\_noprune directive is specified on module sub in the top-level Verilog file.

```
module top (input a1,b1,c1,d1,
input a2,b2,c2,d2,
output x,y
);
sub inst1 (a1,b1,c1,d1,,)/*synthesis syn_noprune=1*/;
sub inst2 (a2,b2,c2,d2,x,y);
endmodule
```

The architecture sub is defined in the following VHDL library file.

```
library ieee;
use ieee.std_logic_1164.all;
entity sub is
port (a, b, c, d : in std_logic;
x,y : out std_logic);
end sub;


architecture behave of sub is
attribute syn_hier : string;
attribute syn_hier of behave : architecture is "hard";
begin
x <= a and b;
y <= c and d;
end behave;</pre>
```


The results for this example are shown in Effect of Using syn\_noprune in a Mixed Language Design, on page 169.

## Effect of Using syn\_noprune: Example 1

The following RTL view shows that the design hierarchy is preserved when the syn\_noprune directive is applied on the module leaf. Otherwise, the design hierarchies are dissolved.

#### Without syn noprune







# Effect of Using syn\_noprune: Example 2

In this example, the software preserves the lower-most leaf hierarchy inst2 and the hierarchy above it. When syn\_noprune is not applied, inst2 is not preserved.

:





In this example, the software propagates the  $syn\_noprune$  directive downwards in the hierarchy chain.

```
//Top module
module top (input int a, b, output int c);
assign c=b;
sub i1 (a);
endmodule


//Hier1
module sub (input int a);
interm1 i2 (a);
endmodule
```


```
.
```

```
//Hier2
module interm1 (input int a) /* synthesis syn_noprune=1*/;
interm2 i3 (a);
endmodule

//Hier3
module interm2 (input int a);
leaf i4 (a);
endmodule
```

#### Without syn\_noprune






## Effect of Using syn\_noprune: Example 3


The following RTL views show that the design hierarchy is preserved when the syn\_noprune directive is applied for the component sub.

## Without syn\_noprune




# Effect of Using syn\_noprune: Example 4


The following RTL views show that the instance and black box module are not optimized away when syn\_noprune is applied.



# Effect of Using syn\_noprune in a Mixed Language Design

The following RTL view shows that the design hierarchy is preserved when the syn\_noprune directive is applied on sub.





# syn\_pad\_type

**Attribute** 

Specifies an I/O buffer standard.

Vendor	Technology
Lattice	iCE40 family

# syn\_pad\_type Values

Value	Description
{buffer}_{standard} For example: IBUF_LVCMOS_18	Specifies the port I/O standard.

## **Description**

Specifies an I/O buffer standard. Refer to I/O Standards, on page 174 and to the vendor-specific documentation for a list of I/O buffer standards available for the selected device family.

## syn\_pad\_type Syntax

	Global Attribute Object		
licable	No		
<pre>portType syn_pad_type {io_star</pre> For example: define io star		<i>ndard</i> } ndard {p} -delay type	FDC Example
object I* s	synthesis syn_pad_ty	pe = io_standard*l	Verilog Example
		ect : objectType <b>is</b>	VHDL Example
	define_io portType For exampoutput object I* s	define_io_standard -default por portType syn_pad_type {io_sta For example: define_io_sta output syn_pad_type {LV object I* synthesis syn_pad_ty	define_io_standard -default portType {port} -delay_type portType syn_pad_type {io_standard} For example: define_io_standard {p} -delay_type output syn_pad_type {LVCMOS_18}  object I* synthesis syn_pad_type = io_standard*I attribute syn_pad_type of object: objectType is

## **FDC Example**

	Enable	Object Type	Object	Attribute	Value
1	✓	port	p:output	syn_pad_type	LVCMOS_18
2					

<pre>-default_portType</pre>	PortType can be input, output, or bidir. Setting default_input, default_output, or default_bidir causes all ports of that type to have the same I/O standard applied to them.	
-delay_type portType	PortType can be input, output, or bidir.	
syn_pad_type {io_standard}	Specifies I/O standard (see following table).	

## Constraint File Examples

To set	Use this syntax
The default for all input ports to the AGP1X pad type	<pre>define_io_standard -default_input -delay_type input syn_pad_type {AGP1X}</pre>
All output ports to the GTL pad type	<pre>define_io_standard -default_output -delay_type output syn_pad_type {GTL}</pre>
All bidirectional ports to the CTT pad type	<pre>define_io_standard -default_bidir -delay_type bidir syn_pad_type {CTT}</pre>

The following are examples of pad types set on individual ports. You cannot assign pad types to bit slices.

```
define_io_standard {in1} -delay_type input
    syn_pad_type {LVCMOS_15}

define_io_standard {out21} -delay_type output
    syn_pad_type {LVCMOS_33}

define_io_standard {bidirbit} -delay_type bidir
    syn_pad_type {LVTTL 33}
```

## **Verilog Example**

```
module top (clk, A, B, PC, P);
input clk;
input A ;
input B, PC;
output reg P/* synthesis syn pad type = "OBUF LVCMOS 18" */;
reg a d,b d;
reg m;
always @(posedge clk)
   begin
      a d \ll A;
      b d \le B;
      m <= ad + bd;
      Ρ
          <= m + PC;
   end
endmodule
```

## **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
library symplify;
use symplify.attributes.all;
entity top is
   port (clk : in std logic;
   A : in std logic vector(1 downto 0);
   B : in std logic vector(1 downto 0);
   PC : in std logic vector(1 downto 0);
   P : out std_logic_vector(1 downto 0));
attribute syn pad type : string;
attribute syn pad type of P : signal is "OBUF LVCMOS 18";
end top;
architecture rtl of top is
signal m : std logic vector(1 downto 0);
begin
```

## Effect of Using syn pad type

end process;

end rtl;

The following figure shows the netlist output after the attribute is applied:

```
Verilog output reg P /*synthesis syn_pad_type = "OBUF_LVCMOS_18"*/;

VHDL attribute syn_pad_type of P : signal is "OBUF_LVCMOS_18";
```

#### Net list

```
95 )
96 (instance m_2_4 (viewRef PRIM (cellRef LUT2_L (libraryRef VIRTEX)))
97 (property INIT (string "4'h6"))
98 )
99 (instance P_2_2 (viewRef PRIM (cellRef LUT2_L (libraryRef VIRTEX)))
100 (property INIT (string "4'h6"))
101 )
102 (instance P_obuf (viewRef PRIM (cellRef OBUF (libraryRef VIRTEX)))
103 (property IOSTANDARD (string "LVCMOS18"))
104 )
105 (instance PC_ibuf (viewRef PRIM (cellRef IBUF (libraryRef VIRTEX)))
```

#### P&R Files

# syn\_pipeline

**Attribute** 

Permits registers to be moved to improve timing.

Vendor	Technologies
Lattice	iCE40 and older

## syn\_pipeline Values

Value	Default	Global	Object	Description
0   False		Yes	Registers	Disables pipelining.
1   True	Default	Yes	Registers	Allows pipelining.

## **Description**

Specifies that registers that are outputs of multipliers can be moved to improve timing. Depending on the criticality of the path, the tool moves the output register either into the multiplier or back to the input side.

Do not use the syn\_pipeline attribute with the Fast Synthesis option.

## syn\_pipeline Syntax Specification

FDC	define_attribute { <i>register</i> } syn_pipeline {0 1}	FDC Example
Verilog	<pre>object /* synthesis syn_pipeline = {1 0} */;</pre>	Verilog Example
VHDL	attribute syn_pipeline of object : objectType is {true false};	VHDL Example

## **FDC Example**

Enabled	Object Type	Object	Attribute	Value	Val Type	Description
· •	register	i:temp2[7:0]	syn_pipeline	1	boolean	Controls pipelining of registers

**Verilog Example** 

```
module pipeline (a, b, clk,r);
input [3:0] a,b;
input clk;
output [7:0] r;
   reg [3:0] a reg,b reg;
   reg [7:0] temp2/* synthesis syn pipeline = 1 */;
   reg [7:0] temp3;
   wire [7:0] temp1;
assign temp1 = a reg * b reg;
always @(posedge clk)
   begin
      a_reg <= a;
      b reg <= b;
      temp2 <= temp1;</pre>
      temp3 <= temp2;</pre>
   end
assign r = temp3;
endmodule
```

## **VHDL Example**


```
library ieee;
use ieee.std logic 1164.all;
USE ieee.numeric std.all;
use ieee.std logic unsigned.all;
entity pipeline is
port (clk : in std logic;
   a : in std logic vector(3 downto 0);
  b : in std_logic_vector(3 downto 0);
   r : out std logic vector(7 downto 0));
end pipeline;
architecture rtl of pipeline is
signal a reg : std logic vector(3 downto 0);
signal b reg : std logic vector(3 downto 0);
signal temp1 : std logic vector(7 downto 0);
signal temp2 : std logic vector (7 downto 0);
signal temp3 : std logic vector(7 downto 0);
attribute syn pipeline : string;
attribute syn pipeline of temp2 : signal is "true";
begin
   process(clk)
   begin
      if (clk'event and clk = '1') then
         temp1 <= a reg * b reg;
         a req <= a;
         b req <= b;
         temp2 <= temp1;</pre>
         temp3 <= temp2;</pre>
         r \ll temp3;
      end if;
   end process;
end rtl;
```

## Effect of Using syn\_pipeline

The following example shows a design where syn\_pipeline is set to 0:


Verilog	reg [7:0] temp2/* synthesis syn_pipeline = 0 */;
VHDL	attribute syn_pipeline of temp2 : signal is "false";

:



The next example shows the results when syn\_pipeline is set to 1:

Verilog	reg [7:0] temp2/* synthesis syn_pipeline = 1 */;
VHDL	attribute syn_pipeline of temp2 : signal is "true";



syn\_preserve

#### Directive

Prevents sequential optimizations such as constant propagation, inverter push-through, and FSM extraction.

Technology	Global	Object
All	Yes	Register definition signal, module (Verilog)  Output port or internal signal that holds the value of the register or architecture (VHDL)
		register of architecture (VHDL)

### syn preserve Values

Value	Description
1   true	Preserves register logic.
0   false (Default)	Optimizes registers as needed.

## **Description**

The syn\_preserve directive controls whether objects are optimized away. Use syn\_preserve to retain registers for simulation, or to preserve the logic of registers driven by a constant 1 or 0. You can set syn\_preserve on individual registers or on the module/architecture so that the directive is applied to all registers in the module.

For example, assume that the input of a flip-flop is always driven to the same value, such as logic 1. By default, the synthesis tool ties that signal to VCC and removes the flip-flop. Using syn\_preserve on the registered signal prevents the removal of the flip-flop. This is useful when you are not finished with the design but want to do a preliminary run to find the area utilization.

Another use for this attribute is to preserve a particular state machine. When the FSM compiler is enabled, it performs various state-machine optimizations. Use syn\_preserve to retain a particular state machine and prevent it from being optimized away.

:

When registers are removed during synthesis, the tool issues a warning message in the log file. For example:

```
@W:...Register bit out2 is always 0, optimizing ...
```

The syn\_preserve directive is similar to syn\_keep and syn\_noprune, in that it preserves logic. For more information, see Comparison of syn\_keep, syn\_preserve, and syn\_noprune, on page 128, and Preserving Objects from Being Optimized Away, on page 443 in the *User Guide*.

## syn\_preserve Syntax

Verilog	object /* synthesis syn_preserve = 0  1 */	Verilog Example
VHDL	attribute syn_preserve of object: objectType is true   false;	VHDL Examples

# **Verilog Example**

In the following example, syn\_preserve is applied to all registers in the module to prevent them from being optimized away. For the results, see Effect of using syn preserve, on page 183.

```
module mod preserve (out1,out2,clk,in1,in2)
   /* synthesis syn preserve=1 */;
output out1, out2;
input clk:
input in1, in2;
req out1;
req out2;
reg reg1;
reg reg2;
always@ (posedge clk)begin
req1 <= in1 &in2;
req2 <= in1&in2;</pre>
out1 <= !req1;
out2 <= !reg1 & reg2;
end
endmodule
```

This is an example of setting syn\_preserve on a state register:

```
reg [3:0] curstate /* synthesis syn preserve = 1 */;
```

# **VHDL Examples**

This section contains some VHDL code examples:

# Example 1

```
library ieee, synplify;
use ieee.std logic 1164.all;
entity simpledff is
   port (q : out std logic vector(7 downto 0);
         d : in std logic vector(7 downto 0);
         clk : in std logic);
-- Turn on flip-flop preservation for the q output
attribute syn preserve : boolean;
attribute syn preserve of q : signal is true;
end simpledff;
architecture behavior of simpledff is
begin
   process(clk)
   begin
      if rising edge(clk) then
   -- Notice the continual assignment of "11111111" to q.
         q <= (others => '1');
      end if;
   end process;
end behavior;
```

# Example 2

In this example, syn\_preserve is used on the signal curstate that is later used in a state machine to hold the value of the state register.

```
architecture behavior of mux is
begin
signal curstate : state_type;
attribute syn_preserve of curstate : signal is true;
-- Other code
```

### Example 3

The results for the following example are shown in Effect of using syn\_preserve, on page 183.


```
library ieee;
use ieee.std logic 1164.all;
entity mod preserve is
   port (out1 : out std logic;
         out2 : out std logic;
         in1,in2,clk : in std logic);
end mod preserve;
architecture behave of mod preserve is
attribute syn preserve : boolean;
attribute syn preserve of behave: architecture is true;
signal reg1 : std logic;
signal reg2 : std logic;
begin
   process
   begin
      wait until clk'event and clk = '1';
      reg1 <= in1 and in2;
      reg2 <= in1 and in2;
      out1 <= not (reg1);
      out2 <= (not (req1) and req2);
   end process;
end behave;
```

# Effect of using syn\_preserve

The following figure shows reg1 and out2 are preserved during optimization with syn\_preserve.

When syn\_preserve is not set, reg1 and reg2 are shared because they are driven by the same source. out2 gets the result of the AND of reg2 and NOT reg1. This is equivalent to the AND of reg1 and NOT reg1, which is a 0. As this is a constant, the tool removes out2 and the output out2 is always 0.

Verilog	mod_preserve /* synthesis syn_preserve = 1 */
VHDL	attribute syn_preserve of behave : architecture is true;



# syn\_probe

#### **Attribute**

Inserts probe points for testing and debugging the internal signals of a design.

## syn\_probe Values

Value	Description
1/true	Inserts a probe, and automatically derives a name for the probe port from the net name.
0/false	Disables probe generation.
portName	Inserts a probe and generates a port with the specified name. If you include empty square brackets, [], the probe names are automatically indexed to the net name.

## **Description**

syn\_probe works as a debugging aid, inserting probe points for testing and debugging the internal signals of a design. The probes appear as ports at the top level. When you use this attribute, the tool also applies syn\_keep to the net.

You can specify values to name probe ports. Pin-locking properties of probed nets will be transferred to the probe port and pad. If empty square brackets [] are used, probe names will be automatically indexed, according to the index of the bus being probed.

The table below shows how to apply syn\_probe values to nets, buses, and bus slices. It indicates what port names will appear at the top level. When the syn\_probe value is 0, probe generation is disabled; when syn\_probe is 1, the probe port name is derived from the net name.

Net Name	syn_probe Value	Probe Port	Comments
n:ctrl	1	ctrl_probe_1	Probe port name generated by the synthesis tool.
n:ctr	test_pt	test_pt	For string values on a net, the port name is identical to the syn_probe value.
n:aluout[2]	test_pt	test_pt	For string values on a bus slice, the port name is identical to the syn_probe value.
n:aluout[2]	test_pt[]	test_pt[2]	The empty square brackets [] indicate that port names will be indexed to net names.
n:aluout[2:0]	test_pt[]	test_pt[2] test_pt[1] test_pt[0]	The empty square brackets [] indicate that port names will be indexed to net names.
n:aluout[2:0]	test_pt	test_pt, test_pt_0, test_pt_1	If a syn_probe value without brackets is applied to a bus, the port names are adjusted.

# syn\_probe Syntax

Global	Object	Default
No	Net	None

The following table shows the syntax used to define this attribute in different files:

FDC	<pre>define_attribute {n:netName} syn_probe {probePortname 1 0}</pre>	FDC Example
Verilog	object /* synthesis syn_probe = "string"   1   0 */;	Verilog Example
VHDL	attribute syn_probe of object : signal is "string"   1   0;	VHDL Example

## **FDC Example**

The following examples insert a probe signal into a net and assign pin locations to the ports.

Enable	Object Type	Object	Attribute	Value	Value Type	Description
✓	<any></any>	<global></global>	syn_probe	1	string	Send a signal to out

# **Verilog Example**

The following example inserts probes on bus alu\_tmp [7:0] and assigns pin locations to each of the ports inserted for the probes.

```
module alu(out1, opcode, clk, a, b, sel);
output [7:0] out1;
input [2:0] opcode;
input [7:0] a, b;
input clk, sel;
reg [7:0] alu tmp /* synthesis syn probe="alu1 probe[]"
   syn loc="A5, A6, A7, A8, A10, A11, A13, A14" */;
req [7:0] out1;
// Other code
always @(opcode or a or b or sel)
begin
   case (opcode)
      3'b000:alu tmp <= a+b;
      3'b000:alu tmp <= a-b;
      3'b000:alu tmp <= a^b;
      3'b000:alu tmp <= sel ? a:b;
      default:alu tmp <= a|b;
   endcase
end
always @(posedge clk)
out1 <= alu tmp;
endmodule
```

# **VHDL Example**


The following example inserts probes on bus alu\_tmp(7 downto 0) and assigns pin locations to each of the ports inserted for the probes.

```
library ieee;
use ieee.std logic 1164.all;
entity alu is
port (a : in std logic vector(7 downto 0);
      b : in std_logic_vector(7 downto 0);
   opcode : in std logic vector(2 downto 0);
      clk : in std logic;
   out1 : out std logic vector(7 downto 0));
end alu:
architecture rtl of alu is
signal alu tmp : std logic vector (7 downto 0);
attribute syn probe : string;
attribute syn probe of alu tmp : signal is "test pt";
attribute syn loc : string;
attribute syn loc of alu tmp : signal is
   "A5, A6, A7, A8, A10, A11, A13, A14";
begin
   process (clk)
      begin
         if (clk'event and clk = '1') then
         out1 <= alu tmp;
         end if;
      end process;
   process (opcode, a, b)
      begin
         case opcode is
         when "000"
                      => alu tmp <= a and b;
         when "001"
                    => alu tmp <= a or b;
                    => alu tmp <= a xor b;
         when "010"
         when "011"
                      => alu tmp <= a nand b;
         when others => alu tmp <= a nor b;
      end case:
   end process;
end rtl;
```

# Effect of Using syn\_probe

Before applying syn\_probe:


Verilog	reg [7:0] alu_tmp /* synthesis syn_probe="0"*/
VHDL	attribute syn_probe of alu_tmp : signal is "0";



After applying syn\_probe with 1:


Verilog	reg [7:0] alu_tmp /* synthesis syn_probe="1"*/
VHDL	attribute syn_probe of alu_tmp : signal is "1";

:



After applying syn\_probe with test\_pt:


Verilog	reg [7:0] alu_tmp /* synthesis syn_probe="test_pt"*/
VHDL	attribute syn_probe of alu_tmp : signal is "test_pt";



After applying syn\_probe with test\_pt[]:

Verilog	reg [7:0] alu_tmp /* synthesis syn_probe="test_pt[]"*/
VHDL	attribute syn_probe of alu_tmp : signal is "test_pt[]";





# syn\_ramstyle

**Attribute** 

Specifies the implementation for an inferred RAM.

Vendor	Devices	
Lattice	ECP3, older devices iCE40, iCE40UP	

## syn\_ramstyle Values

Default	Global Attribute	Object
block_ram	Yes	View, module, entity, RAM instance

The values for syn\_ramstyle vary with the target technology. The following table lists all the valid syn\_ramstyle values, some of which apply only to certain technologies. For details about using syn\_ramstyle, see RAM Attributes, on page 413 in the *User Guide*.

block_ram	Specifies that the inferred RAM be mapped to the appropriate device-specific memory. It uses the dedicated memory resources in the FPGA.
	By default, the software uses deep block RAM configurations instead of wide configurations to get better timing results. Using deeper RAMs reduces the output data delay timing by reducing the MUX logic at the output of the RAMs. By default the software does not use the parity bit for data with this option.
	Alternatively, you can specify a <i>ramType</i> value. See RAM Type Values and Implementations, on page 195 for details of how memory is implemented for different devices.

nο	rw	ch	eck

By default, the synthesis tool inserts bypass logic around the inferred RAM to avoid simulation mismatches caused by indeterminate output values when reads and writes are made to the same address. When this option is specified, the synthesis tool does not insert glue logic around the RAM.

You can use this option on its own or in conjunction with a RAM type value such as M512, or with the power value for supported technologies. You cannot use it with the rw\_check option, as the two are mutually exclusive.

There are other read-write check controls. See Read-Write Address Checks, on page 196 for details about the differences.

### no\_rw\_check\_diff\_clk

When enabled, the synthesis tool prevents the insertion bypass logic around the RAM. If you know your design has RAM that has a read clock and a write clock that are asynchronous, use no\_rw\_check\_diff\_clk to prevent the insertion of bypass logic. If this option is enabled, you should not set the asynchronous clock groups in your FDC file. For example, if you set the following, do not use this option:

create\_clock {p:clkr} -period {10}
create\_clock {p:clkw} -period {20}

set\_clock\_groups -derive -asynchronous -name
{async\_clkgroup} -group { {c:clkw} }

Note: The no\_rw\_check, rw\_check, and no\_rw\_check\_diff\_clk options for the syn\_ramstyle attribute are mutually exclusive and must not be used together. Whenever synthesis conflicts exist, the software uses the following order of precedence: first the syn\_ramstyle attribute, the syn\_rw\_conflict attribute, and then the Automatic Read/Write check Insertion for RAM option on the Implementation Option panel.

#### ramType

Specifies a device-specific RAM implementation. Valid values vary from vendor to vendor as they are based on device architecture:

· Lattice: distributed

See RAM Type Values and Implementations, on page 195 for details of how memory is implemented for different devices.

#### registers

Specifies that an inferred RAM be mapped to registers (flip-flops and logic), not technology-specific RAM resources.

rw check

When enabled, the synthesis tool inserts bypass logic around the RAM to prevent a simulation mismatch between the RTL and post-synthesis simulations.

You can use this option on its own or in conjunction with a RAM type value such as M512, or with the power value for supported technologies. You cannot use it with the no\_rw\_check option, as the two are mutually exclusive.

Do not enable this option for RAMs with asynchronous read/write clocks. If rw\_check is enabled on block RAM with an asynchronous read clock (rclk) and write clock (wclk), the tool inserts extra logic and a timing path between wclk and rclk. If the clocks are asynchronous to each other, this path can produce glitches on hardware.

There are other read-write check controls. See Read-Write Address Checks, on page 196 for details about the differences.

## **RAM Type Values and Implementations**

The table lists vendor-specify RAM implementation information, including vendor-specific *ramType* values.

Vendor	Values	Implementation	Technology
Lattice		Default: Synchronous dual-port memory	LatticeECP3/ ECP2/ECP2M/
	registers	Registers	ECP2S LatticeECP/EC
	block_ram	Device-specific RAMs	LatticeSC/SCM LatticeXP2/XP
	block_ram, no_rw_check/ rw_check	RAMs without/with glue logic	MachXO
	distributed	Distributed RAM or PFU resources	
		Default: block_ram	iCE40
	registers	Registers	iCE40
	block_ram	Device-specific RAMs	
	block_ram, no_rw_check/ rw_check	RAMs without/with glue logic	

# **Description**

The syn\_ramstyle attribute specifies the implementation to use for an inferred RAM. You can apply the attribute globally, to a module, or a RAM instance. You can also use syn\_ramstyle to prevent the inference of a RAM, by setting it to registers. If your RAM resources are limited, you can map additional RAMs to registers instead of RAM resources using this setting.

The syn\_ramstyle values vary with the technology.

### Read-Write Address Checks

When reads and writes are made to the same address, the output could be indeterminate, and this can cause simulation mismatches. By default, the synthesis tool inserts bypass logic around an inferred RAM to avoid these mismatches. The synthesis tool offers multiple ways to specify how to handle read-write address checking:

Read Write Control	Use when
syn_ramstyle	You know your design does not read and write to the same address simultaneously and you want to specify the RAM implementation. The attribute has two mutually-exclusive read-write check options:
	• Use no_rw_check to eliminate bypass logic. If you enable global RAM inference with the Read Write Check on RAM option, you can use no_rw_check to selectively disable glue logic insertion for individual RAMs.
	<ul> <li>Use rw_check to insert bypass logic. If you disable global RAM inference with the Read Write Check on RAM option, you can use rw_check to selectively enable glue logic insertion for individual RAMs.</li> </ul>
Read Write Check on RAM	You want to globally enable or disable glue logic insertion for all the RAMs in the design.

If there is a conflict, the software uses the following order of precedence:

- syn\_ramstyle attribute settings
- Read Write Check on RAM option on the Device panel of the Implementation Options dialog box.

#### :

## syn\_ramstyle Syntax

FDC	define_attribute {signalname [bitRange]} -syn_ramstyle value define_global_attribute syn_ramstyle value	FDC Example
Verilog	object /* synthesis syn_ramstyle = value */	Verilog Example
VHDL	attribute syn_ramstyle of object: objectType is value;	VHDL Example

## **FDC Example**

	Enable	Object Type	Object	Attribute	Value	Value Type	Description	Comment
1	<	<any></any>	<global></global>	syn_ramstyle	block_ram		Special implementation of inferred RAM	

If you edit a constraint file to apply syn\_ramstyle, be sure to include the range of the signal with the signal name. For example:

```
define_attribute {mem[7:0]} syn_ramstyle {registers};
define attribute {mem[7:0]} syn ramstyle {block ram};
```

# **Verilog Example**

```
module RAMB4 S4 (data out, ADDR, data in, EN, CLK, WE, RST);
output[3:0] data out;
input [7:0] ADDR;
input [3:0] data in;
input EN, CLK, WE, RST;
reg [3:0] mem [255:0] /* synthesis syn ramstyle="block ram" */;
req [3:0] data out;
always@(posedge CLK)
   if (EN)
      if(RST == 1)
         data out <= 0;
   else
   begin
      if(WE == 1)
         data out <= data in;
      else
         data out <= mem[ADDR];</pre>
end
```

always @(posedge CLK)

if (EN && WE) mem[ADDR] = data in;

# **VHDL Example**

endmodule.

```
library ieee;
use ieee.std logic_1164.all;
USE ieee.numeric std.ALL;
library symplify;
entity RAMB4 S4 is
   port (ADDR: in std logic vector(7 downto 0);
      data in : in std logic vector(3 downto 0);
      WE : in std logic;
      CLK : in std logic;
      RST : in std logic;
      EN : in std logic;
      data out : out std logic vector(3 downto 0));
end RAMB4 S4;
architecture rtl of RAMB4 S4 is
type mem type is array (255 downto 0) of std logic vector (3 downto 0);
signal mem : mem type;
-- mem is the signal that defines the RAM
attribute syn ramstyle : string;
attribute syn ramstyle of mem : signal is "block ram";
begin
   process (CLK)
   begin
   IF (CLK'event AND CLK = '1') THEN
      IF (EN = '1') THEN
         IF (RST = '1') THEN
            data out <= "0000";
         ELSE
            IF (WE = '1') THEN
               data out <= data in;
            ELSE
               data out <= mem(to integer(unsigned(ADDR)));</pre>
            END IF:
         END IF;
      END IF;
   END IF:
   end process;
```

```
.
```

# syn\_reduce\_controlset\_size

#### Attribute

Specifies the minimum size of the unique control-set, to customize resource usage.

Vendor	Devices
Lattice	iCE40

### syn reduce controlset size Values

Vendor	Global	Value	Object
Lattice	Yes	Integer up to the maximum number of control sets.  Default: 8	Top-level module or architecture

## Description

Control sets are unique combinations of clock, clock-enable, and synchronous reset/set signals. There can be packing problems with some architectures because they have more registers with the same control signals per slice. To help eliminate packing problems, the control-set optimizations move some or all of the control pins for the registers to the D inputs.

The syn\_reduce\_controlset\_size attribute sets the minimum size of the unique control-set on which control-set optimizations can occur. It lets you override the default settings for the tool. The control-set optimizations are not implemented for registers with timing critical paths and IOB registers.

Use the syn\_reduce\_controlset\_size attribute with caution. If you do not choose a value correctly for this attribute, utilization can increase and the design may not fit into the target technology.

The implementation of this attribute varies slightly with the vendor:

Lattice	The tool sets the default number of control-sets to 8.
	You cannot apply this attribute to asynchronous set/reset registers.

# syn\_reduce\_controlset\_size Syntax

FDC	define_attribute {v:object]} syn_reduce_controlset_size value define_global_attribute syn_reduce_controlset_size value	FDC Example
Verilog	object /* synthesis syn_reduce_controlset_size = value */	Verilog Example
VHDL	attribute syn_reduce_controlset_size of object: objectType is value;	VHDL Example

## **FDC Example**

	Enabled	Object Type	Object	Attribute	Value	Val Type
1	•	global	<global></global>	syn_reduce_controlset_size	3	

define global attribute syn reduce controlset size 2

# **Verilog Example**

```
module test(i1, r1,s1, e1, clk, o1) /* synthesis
   syn reduce controlset size = 3 */;
input [3:1] i1;
input clk;
input r1;
input s1;
input [2:1] e1;
output [3:1] o1;
reg reg1, reg2, reg3;
//req1 FDRSE
always@(posedge clk)
if (r1)
  req1 <= 1'b0;
else if (s1)
  reg1 <= 1'b1;
else if (e1[1])
   reg1 <= i1[1];
```

:

```
//req2 FDRSE
always@(posedge clk)
if (r1)
   reg2 <= 1'b0;
else if (s1)
   reg2 <= 1'b1;
else if (e1[1])
   reg2 <= i1[2];
//req3 FDRSE
always@(posedge clk)
if (r1)
   req3 <= 1'b0;
else if (s1)
   reg3 <= 1'b1;
else if (e1[2])
   reg3 <= i1[3];
assign o1 = {reg3,reg2,reg1};
endmodule
```

# **VHDL Example**

```
library ieee;
use ieee.std_logic_1164.all;
entity test is
port (rst : in std logic;
   set : in std logic;
   en : in std logic vector(1 downto 0);
   clk: in std logic;
   din: in std logic vector (2 downto 0);
   dout : out std logic vector (2 downto 0));
end entity test;
architecture test arch of test is
attribute syn reduce controlset size : integer;
attribute syn reduce controlset size of test arch :
   architecture is 3;
begin
process(clk, rst, set, en(0))
begin
   if (clk='1' and clk'event) then
      if (rst = '1') then
         dout(0) <= '0';
         else if (set = '1') then
```

```
.
```

```
dout(0) <= '1';
            else if (en(0) = '1') then
               dout(0) \ll din(0);
            end if;
         end if;
      end if;
   end if;
end process;
process(clk, rst, set, en(0))
begin
   if (clk='1' and clk'event) then
      if (rst = '1') then
         dout(1) <= '0';
         else if (set = '1') then
            dout(1) <= '1';
            else if (en(0) = '1') then
               dout(1) <= din(1);
            end if;
         end if;
      end if;
   end if;
end process;
process(clk, rst, set, en(1))
begin
   if (clk='1' and clk'event) then
      if (rst = '1') then
         dout(2) <= '0';
         else if (set = '1') then
            dout(2) <= '1';
            else if (en(1) = '1') then
               dout(2) \ll din(2);
            end if;
         end if;
      end if;
   end if;
end process;
end test arch;
```

## Effect of Using syn\_reduce\_controlset\_size in Lattice Designs

The following examples show how the syn\_reduce\_controlset\_size attribute affects control-set implementation in Lattice designs.

### Example 1: syn\_reduce\_controlset\_size=2, Verilog

Suppose you have four registers: SB\_DFFSR. with two registers driven by R1 reset and two registers driven by R2 reset. If syn\_reduce\_controlset\_size is set to 2, then no control-set optimizations will occur since all control-sets have two registers. However, when syn\_reduce\_controlset\_size is set to 3 or greater, then all the registers are converted to SB\_DFFs.

```
module test(i1, i2, i3, i4, r1, r2, clk, o1, o2, o3, o4)
   /* synthesis syn useioff = 0 syn reduce controlset size = 2 */;
input i1, i2, i3, i4;
input clk;
input r1, r2;
output o1, o2, o3, o4;
reg reg1, reg2, reg3, reg4;
always@(posedge clk)
if (r1)
   reg1 <= 1'b0;
else
   req1 <= i1;
always@(posedge clk)
if (r1)
   req2 <= 1'b0;
else
   req2 <= i2;
always@(posedge clk)
if (r2)
   reg3 <= 1'b0;
else
   reg3 <= i3;
always@(posedge clk)
if (r2)
   req4 <= 1'b0;
else
   req4 <= i4;
```

```
:
```

```
assign o1 = reg1;
assign o2 = reg2;
assign o3 = reg3;
assign o4 = reg4;
endmodule
```

## Example 2: syn reduce controlset size=3, Verilog

Suppose you have five registers with two registers sharing reset signal r1 and three registers sharing reset signal r2. If syn\_reduce\_controlset\_size is set to 2, then no control-set optimizations will occur on either the r1 control-set or the r2 control-set, since each of these control-sets has the specified minimum of two registers. However, when syn\_reduce\_controlset\_size is set to 3 the two registers sharing r1 are converted to SB\_DFFs and r1 is implemented in combinational logic. The three registers sharing r2 are unaffected since the r2 control-set has the specified minimum of three registers.

```
module test(i1, i2, i3, i4, i5, r1, r2, clk, o1, o2, o3, o4, o5)
   /* synthesis syn useioff = 0 syn reduce controlset size = 3
   */;input i1, i2, i3, i4, i5;
input clk;
input r1, r2;
output o1, o2, o3, o4, o5;
reg reg1, reg2, reg3, reg4, reg5;
always@(posedge clk)
if (r1)
   req1 <= 1'b0;
else
   req1 <= i1;
always@(posedge clk)
if (r2)
   req2 <= 1'b0;
else
   req2 \ll i2;
always@(posedge clk)
if (r2)
   reg3 <= 1'b0;
else
   reg3 <= i3;
always@(posedge clk)
if (r1)
```

```
:
```

```
reg4 <= 1'b0;
else
    reg4 <= i4;

always@(posedge clk)
if (r2)
    reg5 <= 1'b0;
else
    reg5 <= i5;

assign o1 = reg1;
assign o2 = reg2;
assign o3 = reg3;
assign o4 = reg4;
assign o5 = reg5;
endmodule</pre>
```

## Example 3: syn\_reduce\_controlset\_size=7, VHDL

```
Library ieee;
use ieee.std logic 1164.all;
entity req top is
port (clk: in std logic;
   reset : in std logic vector (1 downto 0);
   ina, inb : in std logic;
   outa, outb: out std logic);
end:
architecture rtl of reg top is
signal a reg,b reg: std logic vector (3 downto 0);
attribute syn useioff : boolean;
attribute syn useioff of rtl : architecture is false;
attribute syn reduce controlset size : integer;
attribute syn reduce controlset size of rtl : architecture is 7;
begin
process (clk,reset)
begin
   if (clk'event and clk='1') then
   if (reset(0) = '1') then
      a reg(0)<='0';
      b req(0) <= '0';
      else
         a reg(0) < = ina;
```

```
b reg(0) <= inb;
   end if;
end if;
end process;
process (clk, reset)
begin
if (clk'event and clk='1') then
   if (reset(1) = '1') then
      a reg(1) <= '0';
      b reg(1)<='0';
      else
          a reg(1) <= a reg(0);
          b reg(1) <= b reg(0);
   end if;
end if;
end process;
process (clk, reset)
begin
if (clk'event and clk='1') then
   if (reset(0) = '0') then
      a req(2) <= '1';
      b reg(2) <= '1';
      else
          a reg(2) \le a reg(1);
          b \operatorname{reg}(2) \le \operatorname{reg}(1);
   end if;
end if;
end process;
process (clk, reset)
begin
if (clk'event and clk='1') then
   if (reset(0) = '0') then
      a reg(3) <= '1';
      b reg(3) <= '1';
      else
          a reg(3) <= a reg(2);
          b reg(3) \le p reg(2);
   end if;
```

end if;

:

```
end process;
outa<=a_reg(3);
outb<=b_reg(3);
end;</pre>
```

# syn\_reference\_clock

**Attribute** 

Specifies a clock frequency other than the one implied by the signal on the clock pin of the register.

Vendor	Technology	Default Value	Global	Object
Lattice	iCE40, ECP3, older families	-	-	Register

# **Description**

syn\_reference\_clock is a way to change clock frequencies other than using the signal on the clock pin. For example, when flip-flops have an enable with a regular pattern, such as every second clock cycle, use syn\_reference\_clock to have timing analysis treat the flip-flops as if they were connected to a clock at half the frequency.

To use syn\_reference\_clock, define a new clock, then apply its name to the registers you want to change.

FDC	define_attribute {register} syn_reference_clock	FDC
	{clockName}	Example

# **FDC Example**

define\_attribute {register} syn\_reference\_clock {clockName}

For example:

```
define attribute {myreg[31:0]} syn reference clock {sloClock}
```

You can also use syn\_reference\_clock to constrain multiple-cycle paths through the enable signal. Assign the find command to a collection (clock\_enable\_col), then refer to the collection when applying the syn\_reference\_clock constraint.

The following example shows how you can apply the constraint to all registers with the enable signal en40:

:

define\_scope\_collection clock\_enable\_col {find -seq \* -filter
 (@clock\_enable==en40) }
define\_attribute {\$clock\_enable\_col} syn\_reference\_clock {clk2}

Enable	Object Type	Object	Attribute	Value	Value Type	Description
✓	<any></any>	<global></global>	syn_reference_clock	1	string	Override the default

**Note:** You apply syn\_reference\_clock only in a constraint file; you cannot use it in source code.

# Effect of using syn\_reference\_clock

The following figure shows the report before applying the attribute:

	Performance Summary						
Worst slack in de	esign: 499.379						
Starting Clock	Requested Frequency	Estimated Frequency	Requested Period	Estimated Period	Slack	Clock Type	Clock Group
clk ref_clk	2.0 MHz 1.0 MHz	1609.5 MHz NA	500.000 1000.000	0.621 NA	499.379 NA	declared declared	default_clkgroup_0 default_clkgroup_1

This is the report after applying the attribute:

Performance Summary ************************************							
Worst slack in de	esign: 999.379						
Starting Clock	Requested Frequency	Estimated Frequency	Requested Period	Estimated Period	Slack	Clock Type	Clock Group
clk ref_clk	2.0 MHz 1.0 MHz	NA 1609.5 MHz	500.000 1000.000	NA 0.621	NA 999.379	declared declared	default_clkgroup_0 default_clkgroup_1

# syn\_replicate

Attribute

Controls replication of registers during optimization.

Vendor	Technologies
Lattice	iCE40 and older families

## syn\_replicate values

Value	Default	Global	Object	Description
0	No	Yes	Register	Disables duplication of registers
1	Yes	Yes	Register	Allows duplication of registers

# **Description**

The synthesis tool automatically replicates registers while optimizing the design and fixing fanouts, packing I/Os, or improving the quality of results.

If area is a concern, you can use this attribute to disable replication either globally or on a per-register basis. When you disable replication globally, it disables I/O packing and other QoR optimizations. When it is disabled, the synthesis tool uses only buffering to meet maximum fanout guidelines.

To disable I/O packing on specific registers, set the attribute to 0. Similarly, you can use it on a register between clock boundaries to prevent replication. Take an example where the tool replicates a register that is clocked by clk1 but whose fanin cone is driven by clk2, even though clk2 is an unrelated clock in another clock group. By setting the attribute for the register to 0, you can disable this replication.

# syn replicate Syntax Specification

FDC	define_global_attribute syn_replicate {0   1};	FDC Example
Verilog	object /* synthesis syn_replicate = 1   0 */;	Verilog Example
VHDL	attribute syn_replicate : boolean; attribute syn_replicate of $object$ : signal is true false;	VHDL Example

# **FDC Example**

Enabled	Object Type	Object	Attribute	Value	Val Type	Description	Comment
₹	global	<global></global>	syn_replicate	0	boolean	Controls replication of registers	

# **Verilog Example**

```
module norep (Reset, Clk, Drive, OK, ADPad, IPad, ADOut);
input Reset, Clk, Drive, OK;
input [6:0] ADOut;
inout [6:0] ADPad;
output [6:0] IPad;
reg [6:0] IPad;
req DriveA /* synthesis syn replicate = 0 */;
assign ADPad = DriveA ? ADOut : 32'bz;
always @(posedge Clk or negedge Reset)
   if (!Reset)
     begin
         DriveA <= 0;
         IPad <= 0;
      end
   else
      begin
         DriveA <= Drive & OK;
         IPad <= ADPad;</pre>
      end
endmodule
```

# **VHDL Example**


```
library IEEE;
use ieee.std logic 1164.all;
entity norep is
   port (Reset : in std logic;
         Clk: in std logic;
         Drive : in std logic;
         OK : in std logic;
         ADPad : inout std_logic_vector (6 downto 0);
         IPad : out std logic vector (6 downto 0);
         ADOut : in std logic vector (6 downto 0) );
end norep;
architecture archnorep of norep is
signal DriveA : std logic;
attribute syn replicate : boolean;
attribute syn replicate of DriveA : signal is false;
begin
ADPad <= ADOut when DriveA='1' else (others => 'Z');
   process (Clk, Reset)
   begin
      if Reset='0' then
         DriveA <= '0';
         IPad <= (others => '0');
      elsif rising edge(clk) then
         DriveA <= Drive and OK;
         IPad <= ADPad;</pre>
      end if;
   end process;
end archnorep;
```

# Effect of Using syn\_replicate

The following example shows a design without the syn\_replicate attribute:


Verilog	reg DriveA /*synthesis syn_replicate=1*/
VHDL	attribute syn_replicate : boolean; attribute syn_replicate of DriveA : signal is true;





When you apply syn\_replicate, the registers are not duplicated:

Verilog	reg DriveA /*synthesis syn_replicate=0*/
VHDL	attribute syn_replicate : boolean; attribute syn_replicate of DriveA : signal is false;



syn\_romstyle

Attribute

This attribute determines how ROM architectures are implemented.

Vendor	Device	Values	
Lattice ECP3, iCE40 and older families		logic   block_rom   distributed	
	iCE40UP (Radiant Software)	auto   logic   EBR	

## syn\_romstyle Values

Value	Description
logic	Uses discrete logic primitives.
block_rom	Specifies that the inferred ROM be mapped to the appropriate vendor-specific memory.
distributed	Implements the ROM structure as distributed ROM.
EBR	Specifies that the inferred ROM be mapped to the appropriate vendor-specific memory.
auto	Default mode.

# **Description**

By applying the syn\_romstyle attribute to the signal output value, you can control whether the ROM structure is implemented as discrete logic or technology-specific RAM blocks. By default, small ROMs (less than seven address bits) are implemented as logic, and large ROMs (seven or more address bits) are implemented as RAM.

You can infer ROM architectures using a case statement in your code. For the synthesis tool to implement a ROM, at least half of the available addresses in the case statement must be assigned a value. For example, consider a ROM with six address bits (64 unique addresses). The case statement for this ROM must specify values for at least 32 of the available addresses.

# syn\_romstyle Values Syntax

The following support applies for the syn\_romstyle attribute.

Default	Global Support	Object	
logic	Yes	v: module or entity	
This tal	ole summarizes the sy	ntax in different files:	
FDC	define_attribute {romPrinblock_rom   distributed}	nitive} syn_romstyle {logic	SCOPE Example
Verilog	object /* synthesis syn_r distributed" */;	omstyle = "logic   block_rom	Verilog Example
VHDL	attribute syn_romstyle of block_rom   distributed";	object: objectType is "logic	VHDL Example

### **SCOPE Example**

	Enable	Object Type	Object	Attribute	Value	Value Type	Description	Comment
1	✓	<any></any>	<global></global>	syn_romstyle	block_rom	string	Controls mapping of inferred ROM	
2								

# **Verilog Example**

This Verilog code example applies the syn\_romstyle value of block\_rom.

```
module test (clock,addr,dataout)
   /* synthesis syn romstyle = "block rom" */;
input clock;
input [4:0] addr;
output [7:0] dataout;
reg [7:0] dataout;
req [4:0] addr req;
always @(posedge clock)
begin
   addr reg<=addr;
      case (addr reg)
         5'b00000: dataout <= 8'b10000011;
         5'b00001: dataout <= 8'b00000101;
         5'b00010: dataout <= 8'b00001001;
         5'b00011: dataout <= 8'b00001101;
         5'b00100: dataout <= 8'b00010001;
```

```
:
```

```
5'b00101: dataout <= 8'b00011001;
   5'b00110: dataout <= 8'b00100001;
   5'b00111: dataout <= 8'b10110100;
   5'b01000: dataout <= 8'b11000000;
   5'b01000: dataout <= 8'b00011011;
   5'b01001: dataout <= 8'b10110001;
   5'b01010: dataout <= 8'b00110101:
   5'b01011: dataout <= 8'b01110010;
   5'b01100: dataout <= 8'b11100011;
   5'b01101: dataout <= 8'b00111111:
   5'b01110: dataout <= 8'b01010101;
   5'b01111: dataout <= 8'b00110100;
   5'b10000: dataout <= 8'b10110000;
   5'b10000: dataout <= 8'b11111011;
   5'b10001: dataout <= 8'b00010001;
   5'b10010: dataout <= 8'b10110011;
   5'b10011: dataout <= 8'b00101011;
   5'b10100: dataout <= 8'b11101110;
   5'b10101: dataout <= 8'b01110111;
   5'b10110: dataout <= 8'b01110101;
   5'b10111: dataout <= 8'b01000011;
   5'b11000: dataout <= 8'b01011100;
   5'b11000: dataout <= 8'b11101011;
   5'b11001: dataout <= 8'b00010100;
   5'b11010: dataout <= 8'b00110011;
   5'b11011: dataout <= 8'b00100101;
   5'b11100: dataout <= 8'b01001110;
   5'b11101: dataout <= 8'b01110100;
   5'b11110: dataout <= 8'b11100101;
   5'b11111: dataout <= 8'b01111110;
   default: dataout <= 8'b00000000;</pre>
endcase
```

end

:

### VHDL Example


The following VHDL code example applies the syn\_romstyle value of block\_rom.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity single port rom is
   generic
      DATA WIDTH : natural := 8;
      ADDR WIDTH : natural := 8
   );
   port
   (
      clk: in std logic;
      addr : in natural range 0 to 2**ADDR WIDTH - 1;
      q : out std logic vector((DATA WIDTH -1) downto 0)
   attribute syn romstyle : string;
   attribute syn romstyle of q : signal is "block rom";
end entity;
architecture rtl of single port rom is
   subtype word t is std logic vector((DATA WIDTH-1) downto 0);
   type memory t is array(2**ADDR WIDTH-1 downto 0) of word t;
   function init rom
      return memory t is
      variable tmp : memory t := (others => '0'));
   begin
      for addr pos in 0 to 2**ADDR WIDTH - 1 loop
         tmp(addr pos) := std logic vector(to unsigned
            (addr pos, DATA_WIDTH));
      end loop;
      return tmp;
   end init rom;
   signal rom : memory t := init rom;
   begin
      process(clk)
      begin
      if (rising edge(clk)) then
         q <= rom(addr);</pre>
      end if;
   end process;
end rtl;
```

# Effect of Using syn\_romstyle for Lattice

```
Verilog    module test (clock,addr,dataout) /*synthesis syn_romstyle =
    "block_rom" */;

VHDL    attribute syn_romsytle: string;
    attribute syn_romstyle of q : signal is "block_rom";
```



syn\_safe\_case :

# syn\_safe\_case

#### Directive

This directive enables/disables the safe case option.

Vendor	Technologies
Lattice	ECP3, MachXO2

### syn\_safe\_case Values

Value	Description	Default	Global
false   0	Turns off the safe case option.	false   0	No
true   1	Turns on the safe case option.	_	

### **Description**

This directive enables/disables the safe case option. When enabled, the high reliability safe case option turns off sequential optimizations for counters, FSM, and sequential logic to increase the reliability of the circuit. If you set this directive on a module or architecture, the module or architecture is treated as safe and all case statements within it are implemented as safe.

The syn\_safe\_case directive can perform operations on FSMs and pmuxes to preserve default states and inject fault recovery logic to the default case. Using this directive might produce different results than the Preserve and Decode Unreachable States option.

# syn\_safe\_case Syntax

Verilog	module /* syn_safe_case = "1   0" */;	Verilog Example
VHDL	attribute syn_safe_case : boolean; attribute syn_safe_case of architectureName: architecture is "true   false";	VHDL Example

syn\_safe\_case

## **Verilog Example**

For example:

```
module top (input a, output b) /* synthesis syn safe case =1 */
```

# **VHDL Example**


For example:


```
library ieee;
use ieee.std_logic_1164.all;
entity test is
port (a input std_logic;
        b: out std_logic);
end test;
architecture rtl of test is
attribute syn_safe_case: boolean;
attribute syn safe case of rtl : architecture is "TRUE";
```

# Effect of Using syn\_safe\_case

This example shows the others clause optimized away; then synthesized for SEU detection and mitigation when the syn\_safe\_case directive is enabled.

syn\_safe\_case :





syn safefsm pipe

# syn\_safefsm\_pipe

#### Attribute

Removes the pipeline register on the error recovery path for the Preserve and Decode Unreachable States option.

Vendor	Technologies
Lattice	ECP3 and MachXO2 families

# syn\_safefsm\_pipe Values

Value	Description	Default	Global
true   1	Preserves the pipeline register on the error recovery path.	true   1	Yes
false  0	Removes the pipeline register on the error recovery path.		

## **Description**

The syn\_safefsm\_pipe directive removes the pipeline register on the error recovery path for the Preserve and Decode Unreachable States option. This allows for better simulation matching to minimize clock synchronization issues and post place and route timing violations. The attribute can either be specified on an FSM instance or globally.

# syn\_safefsm\_pipe Syntax

SCOPE	<pre>define_attribute moduleName syn_safefsm_pipe {0} define_global_attribute syn_safefsm_pipe {0}</pre>	FDC Example
Verilog	module /* syn_safefsm_pipe = "0" */;	Verilog Example
VHDL	attribute syn_safefsm_pipe : boolean; attribute syn_safefsm_pipe of architectureName: architecture is "false";	VHDL Example

syn\_safefsm\_pipe :

## **FDC Example**

	Enable	Object Type	Object	Attribute	Value	Value Type	Description
1	<b>⋖</b>	global	<global></global>	syn_safefsm_pipe	0	integer	Remove pipeline register on recovery path for safe case FSMs

```
define global attribute syn safefsm pipe {0}
```

### **Verilog Example**

The syn\_safefsm\_pipe attribute is used in the following Verilog code snippet:

```
module fsm (clk, reset, x1, outp);
input clk, reset, x1;
output outp;
reg outp;
reg [1:0] state /* synthesis syn_safefsm_pipe = 0 */;
parameter s1 = 2'b00; parameter s2 = 2'b01;
parameter s3 = 2'b10; parameter s4 = 2'b11;
```


### VHDL Example

The syn\_safefsm\_pipe attribute is used in the following VHDL code snippet:


```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity fsm is
  port (x1 : in std logic;
   reset : in std logic;
   clk: in std logic;
   outp : out std logic);
end fsm;
architecture rtl of fsm is
signal state : std logic vector(1 downto 0);
constant s1 : std logic vector := "00";
constant s2 : std logic vector := "01";
constant s3 : std logic vector := "10";
constant s4 : std logic vector := "11";
attribute syn safefsm pipe : string;
attribute syn safefsm pipe of state : signal is "false";
```

# Effects of Using syn\_safefsm\_pipe

By default, when Preserve and Decode Unreachable States is enabled, a pipeline register is inserted in the recovery path.



When the syn\_safefsm\_pipe attribute is set to 0, the pipeline register on the error recovery path is removed.



syn\_sharing :

# syn\_sharing

#### Directive

Enables or disables the sharing of operator resources during the compilation stage of synthesis.

Technology	Default Value	Global	Object
All	On	Yes	Component, module

## syn\_sharing Values

Value	Description
off	Does not share resources during the compilation stage of synthesis.
on (Default)	Optimizes the design to perform resource sharing during the compilation stage of synthesis.

# **Description**

The syn\_sharing directive controls resource sharing during the compilation stage of synthesis. This is a compiler-specific optimization that does not affect the mapper; this means that the mapper might still perform resource sharing optimizations to improve timing, even if syn\_sharing is disabled.

You can also specify global resource sharing with the Resource Sharing option in the Project view, from the Project->Implementation Options->Options panel, or with the set\_option -resource\_sharing Tcl command.

If you disable resource sharing globally, you can use the syn\_sharing directive to turn on resource sharing for specific modules or architectures. See Sharing Resources, on page 452 in the *User Guide* for a detailed procedure.

## syn\_sharing Syntax

Verilog	<pre>object /* synthesis syn_sharing="on   off" */;</pre>	Verilog Example
VHDL	attribute syn_sharing of object: objectType is "true   false";	VHDL Example

syn sharing

# **Verilog Example**

```
module add (a, b, x, y, out1, out2, sel, en, clk)
   /* synthesis syn sharing=off */;
input a, b, x, y, sel, en, clk;
output out1, out2;
wire tmp1, tmp2;
assign tmp1 = a * b;
assign tmp2 = x * y;
reg out1, out2;
always@(posedge clk)
   if (en)
      begin
         out1 <= sel ? tmp1: tmp2;
      end
   else
      begin
         out2 <= sel ? tmp1: tmp2;</pre>
   end
endmodule
```

November 2018

syn\_sharing :

# **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity add is
   port (a, b : in std logic vector(1 downto 0);
         x, y : in std logic vector(1 downto 0);
         clk, sel, en: in std logic;
         out1 : out std_logic_vector(3 downto 0);
         out2 : out std logic vector(3 downto 0));
end add;
architecture rtl of add is
attribute syn sharing: string;
attribute syn sharing of rtl : architecture is "on";
signal tmp1, tmp2: std logic vector(3 downto 0);
begin
   tmp1 <= a * b;
   tmp2 <= x * y;
process(clk) begin
   if clk'event and clk='1' then
      if (en='1') then
         if (sel='1') then
            out1 <= tmp1;
         else
            out1 <= tmp2;
         end if;
      else
         if (sel='1') then
            out2 <= tmp1;
         else
            out2 <= tmp2;
         end if:
      end if;
   end if;
end process;
end rtl;
```


syn sharing

# Effect of Using syn\_sharing

The following example shows the default setting, where resource sharing in the compiler is on:

```
Verilog module add /* synthesis syn_sharing = "on" */;


VHDL attribute syn_sharing of add : architecture is "on";
```



syn\_sharing :

The next figure shows the same design when resource sharing is off, and two adders are inferred:

Verilog module add /\* synthesis syn\_sharing = "off" \*/;
VHDL attribute syn sharing of add : component is "off";



# syn\_shift\_resetphase

#### Attribute

Allows you to remove the flip-flop on the inactive clock edge, built by the reset recovery logic for an FSM when a single event upset (SEU) fault occurs.

Vendor	Technology	
Lattice	ECP3, MachXO2	

### syn\_shift\_resetphase Values

Value	Description
1 (Default)	The flip-flop on the inactive clock edge is present.
0	Removes the flip-flop on the inactive clock edge.

### **Description**

When a single event upset (SEU) fault occurs, the FSM can transition to an unreachable state. The syn\_encoding attribute with a value of safe provides a mechanism to build additional logic for recovery to the specified reset state. For an FSM with asynchronous reset, the software inserts an additional flip-flop to the recovery logic path on the opposite edge of the design clock, isolating the reset. You can use the syn\_shift\_resetphase attribute to remove this additional flip-flop on the inactive clock edge, if necessary.

For more information about the syn\_encoding attribute, see syn\_encoding, on page 67.

# syn\_shift\_resetphase Syntax

Global Support	Object
Yes	FSM instance

syn shift resetphase :

The following table summarizes the syntax in different files:

FDC	define_attribute object {syn_shift_resetphase} {1 0 } define_global_attribute {syn_shift_resetphase} {1 0}	SCOPE Example
Verilog	object /* synthesis syn_shift_resetphase = "1   0" */;	Verilog Example
VHDL	attribute syn_shift_resetphase of state : signal is "true   false";	VHDL Example

## **SCOPE Example**

	Enable	Object Type	Object	Attribute	Value	Value Type	Description	Comment
1	∢	instance	i:present_state[11:0]	syn_shift_resetphase	0			

The Tcl equivalent is shown below:

```
define_attribute {i:present_state[11:0]}{syn_shift_resetphase}{0}
```

## **Verilog Example**

Apply the syn\_shift\_resetphase attribute on the top module or state register as shown in the Verilog code segment below.

```
module test (clk, rst, in, out)
   /* synthesis syn_shift_resetphase = 0 */;
...

reg [3:0] present_state
   /* synthesis syn_shift_resetphase = 0 */, next_state;
...
endmodule
```

# **VHDL Example**


Here is a VHDL code segment showing how to use the syn\_shift\_resetphase attribute.

```
entity fsm is
...
end fsm;
```

```
architecture rtl of fsm is
signal present_state : std_logic_vector(3 downto 0);
-- Specifying on the architecture
attribute syn_shift_resetphase : boolean;
attribute syn_shift_resetphase of rtl : architecture is false;
-- Specifying on the state signal
attribute syn_shift_resetphase : boolean;
attribute syn_shift_resetphase of present_state : signal is false;
begin
...
end rtl;
```

### Effect of Using syn shift resetphase


Safe encoding is implemented for the following state machine.



This example shows Technology view results before the syn\_shift\_resetphase attribute is applied.

Enable	Object Type	Object	Attribute	Value
4	<any></any>	ipresent_state[5:0]	syn_encoding	safe,onehot






This example shows Technology view results after the syn\_shift\_resetphase attribute is applied.

Enable	Object Type	Object	Attribute	Value
4	<any></any>	i:present_state[5:0]	syn_encoding	safe,onehot
∢.	<any></any>	<global></global>	syn_shift_resetphase	0





syn smhigheffort

# syn\_smhigheffort

#### Attribute

Uses higher threshold effort when the tool extracts a state-machine on individual state registers.

Technology	Default Value	Global	Object
All	Default is 0   false	Yes	Component, module

### syn\_smhigheffort Values

Value	Description	
0   false	Does not increase effort to extract the state machines.	
1   true	Allows increase in effort to extract the state machines.	

# **Description**

Increases effort to extract a state-machine on individual state registers by using a higher threshold. Use this attribute when state machine extraction is enabled, but they are not automatically extracted. To increase effort to extract some state machines, use this attribute with a value of 1 with higher threshold. The Compiler devotes more effort to attempt state machine extraction but this also increases runtime. By default, syn\_smhigheffort is set with a value of 0. This attribute can be used when a state machine extraction is enabled but it is not automatically extracted.

# syn\_smhigheffort Syntax

Verilog	<pre>object /* synthesis syn_smhigheffort = "0   1" */;</pre>
VHDL	attribute syn_smhigheffort of <object_name>: signal is "false   true";</object_name>

#### For Verilog:

- object is a state register.
- Data type is Boolean: 0 does not extract an FSM, 1 extracts an FSM.

```
reg [7:0] current_state /* synthesis syn_smhigheffort=1 */;
```

syn\_smhigheffort :

#### For VHDL:

- *state* is a signal that holds the value of the state machine.
- Data type is Boolean: false does not extract an FSM, true extracts an FSM.

```
attribute syn smhigheffort of current state: signal is true;
module FSM1 (clk, in1, rst, out1);
input clk, rst, in1;
output [2:0] out1;
`define s0 3'b000
`define s1 3'b001
`define s2 3'b010
`define s3 3'bxxx
reg [2:0] out1;
req [2:0] state /* synthesis syn smhigheffort = 1 */;
reg [2:0] next state;
always @(posedge clk or posedge rst)
if (rst) state <= `s0;
else state <= next state;</pre>
// Combined Next State and Output Logic
always @(state or in1)
case (state)
`s0 : begin
out1 <= 3'b000;
if (in1) next state <= `s1;
else next state <= `s0;
end
`s1 : begin
out1 <= 3'b001;
if (in1) next state <= `s2;
else next state <= `s1;
end
`s2 : begin
out1 <= 3'b010;
if (in1) next state <= `s3;
else next state <= `s2;
end
default : begin
out1 <= 3 \text{bxxx};
next state <= `s0;
```

end endcase endmodule

This is the Verilog source code used for the example in the following figure.

```
library ieee;
use ieee.std logic 1164.all;
entity FSM1 is
    port (clk, rst, in1 : in std logic;
            out1 : out std logic vector (2 downto 0));
end FSM1;
architecture behave of FSM1 is
type state values is (s0, s1, s2,s3);
signal state, next_state: state_values;
attribute syn smhigheffort : boolean;
attribute syn smhigheffort of state : signal is false;
begin
    process (clk, rst)
    begin
        if rst = '1' then
            state <= s0:
        elsif rising edge(clk) then
            state <= next state;
        end if;
    end process;
    process (state, in1) begin
        case state is
            when s0 =>
                out1 <= "000";
                if in1 = '1' then next state <= s1;
                     else next state <= s0;
                end if:
            when s1 =>
                out1 <= "001";
                if in1 = '1' then next_state <= s2;</pre>
                     else next state <= s1;
                end if;
            when s2 = >
                out1 <= "010";
                if in1 = '1' then next state <= s3;
                     else next state <= s2;
                end if;
            when others =>
```


syn\_smhigheffort :

```
out1 <= "XXX"; next_state <= s0;
  end case;
  end process;
end behave;</pre>
```


This is the VHDL source code used for the example in the following figure.

## Effect of Using syn\_smhigheffort

The following figure shows an example of two implementations of a state machine: one with the syn\_smhigheffort attribute enabled, the other with the attribute disabled.



syn\_smhigheffort = 0



syn smhigheffort = 1

syn\_smhigheffort

See <a href="machine">syn\_state\_machine</a>, on page 244 for information on enabling/disabling state-machine optimization on individual state registers.

syn\_srlstyle :

# syn\_srlstyle

#### **Attribute**

Determines how to implement the sequential shift components.

Vendor	Technology	
Lattice	LatticeEC/ECP/ECP2 families LatticeSC/SCM families LatticeXP/XP2 families MachXO family	

# syn\_srlstyle Values

Technology	Value	Implements
Lattice		
All supported families	registers	Maps seqShift register components to registers.
	distributed	Maps shift registers to distributed RAM.
	block_ram	Maps shift registers to block RAM.

# **Description**

The tool infers sequential shift components based on threshold limits. The syn\_srlstyle attribute can be used to override the default behavior of seqshift implementation depending on how you set the values.

The syn\_srlstyle attribute can be set globally, either on a module or a register instance. The global attribute can be overridden by the attribute set on the module or instances.

syn srlstyle

### syn sristyle Syntax

SCOPE	<pre>define_attribute {object} syn_srlstyle {register   block_ram   distributed} define_global_attribute syn_srlstyle {register   block_ram   distributed}}</pre>	SCOPE Example
Verilog	object /* synthesis syn_srlstyle = "register   block_ram   distributed}" */;	
VHDL	attribute syn_srlstyle: string; attribute syn_srlstyle of object : signal is "register   block_ram   distributed}";	

### **SCOPE Example**

	Enable	Object Type	Object	Attribute	Value	Value Type	Description
1	<	register	i:special_regs.w[7:0]	syn_srlstyle	registers	string	Determines how seq. shift comp. are implemented
2							

#### For example:

```
define attribute {i:regBank[15:0]} syn srlstyle {registers}
```

# **HDL Example**

In the HDL file, you must apply the syn\_srlstyle attribute on the final stage of the shift register. In the following example, apply the syn\_srlstyle attribute on register pll\_status\_ck245\_s. The constraint is not honored if it is placed on other registers in the shifting chain.

```
library ieee;
use ieee.std_logic_1164.all;
entity test is
    port (pll_status, lbdr_clk : in std_logic;
    pll_status_ck245_s: out std_logic);
attribute syn_srlstyle : string;
attribute syn_srlstyle of pll_status_ck245_s : signal is
"registers";
end test;
architecture behave of test is
signal pll_status_ck245_r : std_logic;
signal pll status ck245 r1 : std_logic;
```

syn sristyle :

```
begin
resynchro_ck245_reg: process(lbdr_clk)
BEGIN
if_clk: IF lbdr_clk'EVENT AND lbdr_clk = '1' THEN
   pll_status_ck245_r <= pll_status;
   pll_status_ck245_r1 <= pll_status_ck245_r;
   pll_status_ck245_s <= pll_status_ck245_r1;
END IF if_clk;
END PROCESS resynchro_ck245_reg;
end behave;</pre>
```

# syn\_state\_machine

#### Directive

Enables/disables state-machine optimization on individual state registers in the design.

Technology	Default Value	Global	Object
A11	Default is determined by the global FSM Compiler option. set_option -symbolic_fsm_compiler 1	Yes	Component, module

## syn state machine Values

Value	Description
off   false	Does not extract state machines automatically.
on   true	Automatically extracts state machines.

## **Description**

Enables/disables state-machine optimization on individual state registers in the design. When you disable the FSM Compiler, state-machines are not automatically extracted. To extract some state machines, use this directive with a value of 1 on just those individual state-registers to be extracted. Conversely, when the FSM Compiler is enabled and there are state machines in your design that you do not want extracted, use syn\_state\_machine with a value of 0 to override extraction on just those individual state registers.

Also, when the FSM Compiler is enabled, all state machines are usually detected during synthesis. However, on occasion there are cases in which certain state machines are not detected. You can use this directive to declare those undetected registers as state machines.

syn\_state\_machine :

### syn\_state\_machine Syntax

Verilog	<pre>object /* synthesis syn_state_machine = "0   1" */;</pre>	Example – Verilog syn_state_machine
VHDL	attribute syn_state_machine of <i>state</i> : <i>signal</i> is "false   true";	Example – VHDL syn_state_machine

#### For Verilog:

- *object* is a state register.
- Data type is Boolean: 0 does not extract an FSM, 1 extracts an FSM.

```
reg [7:0] current_state /* synthesis syn_state_machine=1 */;
```

#### For VHDL:

- state is a signal that holds the value of the state machine.
- Data type is Boolean: false does not extract an FSM, true extracts an FSM.

```
attribute syn_state_machine of current_state: signal is true;
```

## Example - Verilog syn state machine

This is the Verilog source code used for the example in the following figure.


# Example - VHDL syn state machine

This is the VHDL source code used for the example in the following figure.

# Effect of Using syn\_state\_machine

The following figure shows an example of two implementations of a state machine: one with the syn\_state\_machine directive enabled, the other with the directive disabled.

syn\_state\_machine



See the following HDL syntax and example sections for the source code used to generate the schematics above. See also:

- syn\_encoding, on page 67 for information on overriding default encoding styles for state machines.
- For VHDL designs, syn\_encoding Compared to syn\_enum\_encoding, on page 79 for usage information about these two directives.

syn\_tco<n> :

# syn\_tco<n>

Directive

Supplies the clock to output timing-delay through a black box.

### **Description**

Used with the syn\_black\_box directive; supplies the clock to output timing-delay through a black box.

The syn\_tco<n> directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 44 for a list of the associated directives.

# syn\_tco<n> Syntax

Verilog	object I* syn_tcon = "[!]clock -> bundle = value" *I;
VHDL	attribute syn_tcon of object: objectType is "[!]clock -> bundle = value";

The syn\_tco<*n>* directive can be entered as an attribute using the Attributes panel of the SCOPE editor. The information in the Object, Attribute, and Value fields must be manually entered. This is the constraint file syntax for the directive:

define\_attribute {v:blackboxModule} syn\_tcon {[!]clock->bundle=value}

For details about the syntax, see the following table:

v:	Constraint file syntax that indicates the directive is attached to the view.
blackboxModule	The symbol name of the black-box.
n	A numerical suffix that lets you specify different clock to output timing delays for multiple signals/bundles.
!	The optional exclamation mark indicates that the clock is active on its falling (negative) edge.
clock	The name of the clock signal.

syn tco<n>

bundle

A bundle is a collection of buses and scalar signals. The objects of a bundle must be separated by commas with no intervening spaces. A valid bundle is A,B,C, which lists three signals. To assign values to bundles, use the following syntax:

[!]clock->bundle=value

The values are in ns.

value

Clock to output delay value in ns.

#### Constraint file example:

```
define attribute {v:work.test} {syn tsu4} {clk->tout=1.0}
```

### **Verilog Example**

```
object I* syn_tcon = "[!]clock -> bundle = value" *I;
```

See syn\_tco<n> Syntax, on page 247 for syntax explanations. The following example defines syn tco<n> and other black-box constraints:

```
module test(myclk, a, b, tout,)
   /*synthesis syn_black_box syn_tcol="clk->tout=1.0"
        syn_tpdl="b->tout=8.0" syn_tsul="a->myclk=2.0" */;
input myclk;
input a, b;
output tout;
endmodule

//Top Level
module top (input clk, input a, b, output fout);
test U1 (clk, a, b, fout);
endmodule
```

### **VHDL Example**

In VHDL, there are ten predefined instances of each of these directives in the synplify library: syn\_tco1, syn\_tco2, syn\_tco3, ... syn\_tco10. If you are entering the timing directives in the source code and you require more than 10 different timing delay values for any one of the directives, declare the additional directives with an integer greater than 10. For example:

```
attribute syn_tcol1 : string;
attribute syn_tcol2 : string;
```

syn tco<n> :

See syn\_tco<n> Syntax, on page 247 for other syntax explanations.

See VHDL Attribute and Directive Syntax, on page 306 for alternate methods for specifying VHDL attributes and directives.

The following example defines syn\_tco<*n*> and other black-box constraints:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity test is
generic (size: integer := 8);
port (tout : out std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
      myclk : in std logic);
attribute syn isclock : boolean;
attribute syn isclock of myclk: signal is true;
end:
architecture rtl of test is
attribute syn black box : boolean;
attribute syn black box of rtl: architecture is true;
begin
end;
-- TOP Level--
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity top is
generic (size: integer: = 8);
port (fout : out std logic vector(size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
      clk: in std logic
   );
end;
architecture rtl of top is
component test
generic (size: integer := 8);
port (tout : out std logic vector(size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
      myclk: in std logic
```

: syn tco<n>

```
);
end component;

attribute syn_tcol : string;
attribute syn_tcol of test : component is
    "clk->tout = 1.0";
attribute syn_tpdl : string;
attribute syn_tpdl of test : component is
    "b->tout= 2.0";
attribute syn_tsul : string;
attribute syn_tsul : string;
attribute syn_tsul of test : component is
    "a-> myclk = 1.2";
begin
U1 : test port map(fout, a, b, clk);
end;
```

### Verilog-Style Syntax in VHDL for Black Box Timing


In addition to the syntax used in the code above, you can also use the following Verilog-style syntax to specify black-box timing constraints:

```
attribute syn_tcol of inputfifo_coregen : component is
   "rd clk->dout[48:0]=3.0";
```

syn\_tco<n>


# Effect of using syn\_tco

This figure shows the HDL Analyst Technology view before using syn\_tco:



syn\_tco<n>

This figure shows the HDL Analyst Technology view after using syn\_tco:



# syn\_tpd<n>

Directive

Supplies information on timing propagation for combinational delays through a black box.

#### **Description**

Used with the syn\_black\_box directive; supplies information on timing propagation for combinational delay through a black box.

The syn\_tpd<n> directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 44 for a list of the associated directives.

### syn\_tpd<n> Syntax

Verilog	object I* syn_tpdn = "bundle -> bundle = value" *I;
VHDL	attribute syn_tpdn of object: objectType is "bundle -> bundle = value";

You can enter the syn\_tpd<*n*> directive as an attribute using the Attributes panel of the SCOPE editor. The information in the Object, Attribute, and Value fields must be manually entered. This is the constraint file syntax:

define\_attribute {v:blackboxModule} syn\_tpdn {bundle=value}

For details about the syntax, see the following table:

v:	Constraint file syntax that indicates the directive is attached to the view.
blackboxModule	The symbol name of the black-box.

n	A numerical suffix that lets you specify different input to output timing delays for multiple signals/bundles.
bundle  A bundle is a collection of buses and scalar signals. The objects of a bundle must be separated by commas with intervening spaces. A valid bundle is A,B,C, which lists the signals.	
	"bundle->bundle=value"
	The values are in ns.
value	Input to output delay value in ns.

#### Constraint file example:

```
define attribute {v:MEM} syn tpd1 {MEM RD->DATA OUT[63:0]=20}
```

#### **Verilog Example**

See syn\_tpd<n> Syntax, on page 253 for an explanation of the syntax. This is an example of syn\_tpd<*n*> along with some of the other black-box timing constraints:

```
module test(myclk, a, b, tout,)
   /*synthesis syn_black_box syn_tcol="clk->tout=1.0"
        syn_tpdl="b->tout=8.0" syn_tsul="a->myclk=2.0" */;
input myclk;
input a, b;
output tout;
endmodule

//Top Level
module top(input clk, input a, b, output fout);
test U1 (clk, a, b, fout);
endmodule
```

### **VHDL Example**

In VHDL, there are 10 predefined instances of each of these directives in the synplify library, for example: syn\_tpd1, syn\_tpd2, syn\_tpd3, ... syn\_tpd10. If you are entering the timing directives in the source code and you require more than 10 different timing delay values for any one of the directives, declare the additional directives with an integer greater than 10. For example:

```
attribute syn_tpd11 : string;
attribute syn_tpd11 of bitreg : component is
   "di0,di1 -> do0,do1 = 2.0";
attribute syn_tpd12 : string;
attribute syn_tpd12 of bitreg : component is
   "di2,di3 -> do2,do3 = 1.8";
```

See syn\_tpd<n> Syntax, on page 253 for an explanation of the syntax.

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.


The following is an example of assigning syn\_tpd<*n*> along with some of the black box constraints. See Verilog-Style Syntax in VHDL for Black Box Timing, on page 250 for another way.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity test is
generic (size: integer := 8);
port (tout : out std logic vector(size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
      myclk : in std logic);
attribute syn isclock : boolean;
attribute syn isclock of myclk: signal is true;
end:
architecture rtl of test is
attribute syn black box : boolean;
attribute syn black box of rtl: architecture is true;
begin
end:
```

```
-- TOP Level--
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity top is
generic (size: integer := 8);
port (fout : out std_logic_vector(size- 1 downto 0);
   a : in std logic vector (size- 1 downto 0);
          in std_logic_vector (size- 1 downto 0);
     clk: in std logic
end:
architecture rtl of top is
component test
generic (size: integer := 8);
port (tout : out std logic vector(size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
           in std logic vector (size- 1 downto 0);
     myclk: in std logic
     );
end component;
attribute syn tcol : string;
attribute syn tcol of test : component is
   "clk->tout = 1.0";
attribute syn tpd1 : string;
attribute syn tpd1 of test : component is
   "b->tout= 2.0";
attribute syn tsu1 : string;
attribute syn tsul of test : component is
   a-> myclk = 1.2;
begin
U1 : test port map(fout, a, b, clk);
end;
```


# Effect of using syn\_tpd

This figure shows the HDL Analyst Technology view before using syn\_tpd:



### After using syn\_tpd

This figure shows the HDL Analyst Technology view after using syn\_tpd:



syn\_tristate :

# syn\_tristate

Directive

Specifies that an output port on a black box is a tristate.

#### syn tristate Values

Value	Default
0	Yes
1	

#### **Description**

You can use this directive to specify that an output port on a module defined as a black box is a tristate. This directive eliminates multiple driver errors if the output of a black box has more than one driver. A multiple driver error is issued unless you use this directive to specify that the outputs are tristate.

#### syn\_tristate Syntax

```
Verilog object /* synthesis syn_tristate = 1 */;

VHDL attribute syn_tristate : boolean;
attribute syn_tristate of tout: signal is true;
```

#### **Verilog Example**

```
module test(myclk, a, b, tout) /* synthesis syn_black_box */;
input myclk;
input a, b;
output tout/* synthesis syn_tristate = 1 */;
endmodule

//Top Level
module top(input [1:0]en, input clk, input a, b, output reg fout);
wire tmp;
assign tmp = en[0] ? (a & b) : 1'bz;
assign tmp = en[1] ? (a | b) : 1'bz;
always@(posedge clk)
```

: syn tristate

```
begin
fout <= tmp;
end
test U1 (clk, a, b, tmp);
endmodule</pre>
```

#### **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity test is
port (tout : out std logic;
         in std logic;
         in std logic;
      myclk : in std logic);
attribute syn tristate : boolean;
attribute syn tristate of tout: signal is true;
end:
architecture rtl of test is
attribute syn black box : boolean;
attribute syn black box of rtl: architecture is true;
begin
end:
-- TOP Level--
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity top is
port (fout :
              out std logic;
   a :
        in std logic;
         in std logic;
   en: in std logic vector(1 downto 0);
   clk : in std logic
   );
end;
architecture rtl of top is
signal tmp : std logic;
component test
port (tout : out std logic;
   a: in std logic;
```

syn tristate :

```
b : in std_logic;
    myclk : in std_logic
);
end component;

begin

tmp <= (a and b)when en(0) = '1' else 'Z';
tmp <= (a or b) when en(1) = '1' else 'Z';
process (clk)
begin
  if (clk = '1' and clk'event) then
    fout <= tmp;
  end if;
end process;

U1 : test port map(fout, a, b, clk);
end;</pre>
```

: syn\_tsu<n>

# syn\_tsu<n>

Directive

Sets information on timing setup delay required for input pins in a black box.

#### **Description**

Used with the syn\_black\_box directive; supplies information on timing setup delay required for input pins (relative to the clock) in the black box.

The syn\_tsu<n> directive is one of several directives that you can use with the syn\_black\_box directive to define timing for a black box. See syn\_black\_box, on page 44 for a list of the associated directives.

#### syn\_tsu<n> Syntax

Verilog	object I* syn_tsun = "bundle -> [!]clock = value" *I;
VHDL	attribute syn_tsun of object: objectType is "bundle -> [!]clock = value";

The syn\_tsu<n> directive can be entered as an attribute using the Attributes panel of the SCOPE editor. The information in the Object, Attribute, and Value fields must be manually entered. The constraint file syntax for the directive is:

define\_attribute {v:blackboxModule} syn\_tsun {bundle->[!]clock=value}

For details about the syntax, see the following table:

<b>v:</b> Constraint file syntax that indicates the directive is attach the view.		
blackboxModule	The symbol name of the black-box.	
n	A numerical suffix that lets you specify different clock to output timing delays for multiple signals/bundles.	
bundle	A collection of buses and scalar signals. The objects of a bundle must be separated by commas with no intervening spaces. A valid bundle is A,B,C, which lists three signals. The values are in ns. This is the syntax to define a bundle:	
	bundle->[!]clock=value	

syn tsu<n> :

!	The optional exclamation mark indicates that the clock is active on its falling (negative) edge.
clock	The name of the clock signal.
value	Input to clock setup delay value in ns.

#### Constraint file example:

```
define attribute {v:RTRV MOD} syn tsu4 {RTRV DATA[63:0]->!CLK=20}
```

### **Verilog Example**

For syntax explanations, see syn\_tsu<n> Syntax, on page 262.

This is an example that defines syn\_tsu<*n*> along with some of the other black-box constraints:

```
module test(myclk, a, b, tout,) /*synthesis syn_black_box
syn_tcol="clk->tout=1.0" syn_tpd1="b->tout=8.0"
syn_tsu1="a->myclk=2.0" */;
input myclk;
input a, b;
output tout;
endmodule

//Top Level
module top (input clk, input a, b, output fout);
test U1 (clk, a, b, fout);
endmodule
```

: syn\_tsu<n>

#### VHDL Examples

In VHDL, there are 10 predefined instances of each of these directives in the synplify library, for example: syn\_tsu1, syn\_tsu2, syn\_tsu3, ... syn\_tsu10. If you are entering the timing directives in the source code and you require more than 10 different timing delay values for any one of the directives, declare the additional directives with an integer greater than 10:

```
attribute syn_tsul1 : string;
attribute syn_tsul1 of bitreg : component is
  "di0,di1 -> clk = 2.0";
attribute syn_tsul2 : string;
attribute syn_tsul2 of bitreg : component is
  "di2,di3 -> clk = 1.8";
```

For other syntax explanations, see syn\_tsu<n> Syntax, on page 262.

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives. For this directive, you can also use the following Verilog-style syntax to specify it, as described in Verilog-Style Syntax in VHDL for Black Box Timing, on page 250.

The following is an example of assigning syn\_tsu<*n*> along with some of the other black-box constraints:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity test is
generic (size: integer := 8);
port (tout : out std logic vector(size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
      myclk : in std logic);
attribute syn isclock : boolean;
attribute syn isclock of myclk: signal is true;
end:
architecture rtl of test is
attribute syn black box : boolean;
attribute syn black box of rtl: architecture is true;
begin
end;
```


syn tsu<n>

```
-- TOP Level--
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity top is
generic (size: integer := 8);
port (fout : out std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
   clk: in std logic
   );
end:
architecture rtl of top is
component test
generic (size: integer := 8);
port (tout : out std_logic_vector(size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
         in std logic vector (size- 1 downto 0);
      myclk: in std logic
end component;
attribute syn tco1 : string;
attribute syn tcol of test : component is
   "clk->tout = 1.0";
attribute syn tpd1 : string;
attribute syn tpd1 of test : component is
   "b->tout= 2.0";
attribute syn tsu1 : string;
attribute syn tsul of test : component is
   a-> myclk = 1.2;
begin
U1 : test port map (fout, a, b, clk);
end;
```

syn tsu<n>


# Effect of using syn\_tsu

This figure shows the HDL Analyst Technology view before using syn\_tsu:



syn tsu<n>

This figure shows the HDL Analyst Technology view after using syn\_tsu:



# syn\_use\_carry\_chain

#### Attribute

Turns on or off the carry chain implementation for arithmetic and combinational operators, depending on their input or output widths.

Vendor	Technology
Lattice	iCE40, iCE40UP, iCE40LM families

#### **Description**

Use the attribute to turn on or off carry chain implementation for arithmetic and combinational operators, depending on their input or output widths. This attribute can be applied globally or on a particular instance. You can use any of the following operators: such as an adder, addmux, subtractor, accumulator, counter, or wide AND/OR gate and set the syn\_use\_carry\_chain attribute value in the constraint file. This value controls whether or not carry chain is inferred.

### syn\_use\_carry\_chain Syntax

#### Global Support Object

Yes	Instance

The following table summarizes the syntax in different files.

FDC	define_attribute {instanceName} syn_use_carry_chain {integerValue} define_global_attribute syn_use_carry_chain {integerValue}	FDC Example
Verilog	<pre>object /* synthesis syn_use_carry_chain = integerValue */;</pre>	Verilog Examples
VHDL	attribute syn_use_carry_chain : string; attribute syn_use_carry_chain of <i>object</i> : <i>objectType</i> is integerValue;	VHDL Examples

syn\_use\_carry\_chain :

#### Where:

• *instanceName* can be specified for an operator, such as an adder, addmux, subtractor, accumulator, counter, or wide AND/OR gate.

- integerValue can be specified as follows:
  - To disable carry chain (SB\_CARRY) usage, the value for this attribute should be greater than the input or output width of the logical or arithmetic operator.

#### Also, for example:

- For adders, carry chain inferencing occurs when the output width for the adder is less than or equal to the threshold value applied.
- For comparators with only one output such as the > operator, the threshold value should be set according to input widths of the comparator.

#### **FDC Example**

		Enable	Object Type	Object	Attribute	Value	Value Type	Description
	l	∢	<any></any>	i:un1_state[1:0]	syn_use_carry_chain	10	integer	inference of carry chains
<pre>define_attribute {i:unl_state[1:0]} {syn_use_carry_chain} {10}</pre>			arry_chain} {10}					
	define global attribute {syn use carry chain} {15}				15}			

### Verilog Examples

The following examples apply syn\_use\_carry\_chain on an instance.

### Example 1: Verilog syn\_use\_carry\_chain (Applied on a Instance)

This code example contains two adders dout\_reg1 and dout\_reg. Also, the following attribute is set in the constraint file:

```
define_attribute {i:dout_reg1_1[16:0]} {syn_use_carry_chain} {18}
```

The syn\_use\_carry\_chain attribute defines the carry chain inference limit for dout\_reg1 to 18, which is more than its output width of 17. Therefore, this particular adder will not be mapped using SB\_CARRY. To infer SB\_CARRY, set the carry chain limit to 17 or less. However, the other adder instance infers the standard carry chain.

#### Example 2: Verilog syn\_use\_carry\_chain (Applied on a Instance)

This code example contains two comparators; note that comparators must take into account their input width. Here the two comparators have an input width of 8; for which the ngr instance comparator is set to following constraint:

```
define attribute {i:ngr} {syn use carry chain} {100}
```

In this case, the syn\_use\_carry\_chain value is greater than the input width of the comparator. Therefore, the software does not infer SB\_CARRY for instance ngr. However, instance ngr2 infers the standard carry chain.

The following examples apply syn\_use\_carry\_chain globally.

#### Example 1: Verilog syn\_use\_carry\_chain (Applied Globally)

For this example, the output for the adder has 13 bits (this includes c\_out). To infer the carry chain, set this attribute to the following:

```
define global attribute {syn use carry chain} {13}
```

Therefore, any value that is less than or equal to 13 will infer carry chain. Carry chain is disabled when you set the attribute value greater than 13; so you can set this value to 14 in this case.

#### Example 2: Verilog syn\_use\_carry\_chain (Applied Globally)

In this example, the output width is 1 bit. For comparators such as >, you must take into account the input width of 8. To infer carry chain, set this attribute to the following:

```
define_global_attribute {syn_use_carry_chain} {8}
```

Therefore, any value that is less than or equal to 8 will infer carry chain. Carry chain is disabled when you set the attribute value greater than 8; so you can set this value to 9 in this case.

syn\_use\_carry\_chain :

#### **VHDL Examples**

Here are VHDL code examples for the comparable Verilog examples above.

Example 1: VHDL syn\_use\_carry\_chain (Applied on an Instance)


Example 2: VHDL syn\_use\_carry\_chain (Applied on an Instance)

Example 1: VHDL syn\_use\_carry\_chain (Applied Globally)

Example 2: VHDL syn\_use\_carry\_chain (Applied Globally)

### Effect of Using syn\_use\_carry\_chain

In the following example, the carry chain inference limit is less than the output limit for one of the adders (dout\_reg\_1). Therefore, the SB\_CARRY primitives are inferred for this adder as shown as shown in the Technology view below:



syn\_useenables

# syn\_useenables

#### Attribute

Controls the use of clock-enable registers within a design.

Vendor	Technology
Lattice	EC, SC, XP families

#### syn\_useenables Values

Default	Global	Object Type
1/true	No	Register

Value	Description	
1/true	Infers registers with clock-enable pins	
0/false	Uses external logic to generate the clock-enable function for the register	

#### **Description**

By default, the synthesis tool uses registers with clock enable pins where applicable. Setting the syn\_useenables attribute to 0 on a register creates external clock-enable logic to allow the tool to infer a register that does not require a clock-enable.

By eliminating the need for a clock-enable, designs can be mapped into less complex registers that can be more easily packed into RAMs or DSPs. The trade-off is that while conserving complex registers, the additional external clock-enable logic can increase the overall logic-unit count.

syn useenables :

# **Syntax Specification**

FDC	define attribute {register signal} syn_useenables {0 1}	SCOPE Example
Verilog	object I* synthesis syn_useenables = "0 1" */;	Verilog Example
VHDL	attribute syn_useenables of object: objectType is "true false";	VHDL Example

### **SCOPE Example**

Enable	Object Type	Object	Attribute	Value	Value Type	Description
✓	register	i:q[1:0]	syn_useenables	0		Generate with clock enable pin

### **Verilog Example**

```
module useenables(d,clk,q,en);
input [1:0] d;
input en,clk;
output [1:0] q;
reg [1:0] q /* synthesis syn_useenables = 0 */;
always @(posedge clk)
   if (en)
        q<=d;
endmodule</pre>
```

syn\_useenables


### **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
entity syn useenables is
   port (d : in std logic vector(1 downto 0);
         en,clk: in std logic;
         q : out std_logic_vector(1 downto 0) );
attribute syn useenables: boolean;
attribute syn_useenables of q: signal is false;
end;
architecture syn_ue of syn_useenables is
   process (clk) begin
      if (clk = '1' and clk'event) then
         if (en='1') then
            q \ll d;
         end if;
      end if;
   end process;
end architecture;
```

syn\_useenables :


### Effect of Using syn\_useenables

Without applying the attribute (default is to use registers with clock-enable pins) or setting the attribute to 1/true uses registers with clock-enable pins (FDEs in the below schematic).



syn\_useenables

Applying the attribute with a value of 0/false uses registers without clock-enable pins (FDs in the below schematic) and creates external clock-enable logic.



syn\_useioff :

# syn\_useioff

Attribute

Determines the packing of flip-flops in I/O pad cells.

Vendor	Technologies
Lattice	iCE40, iCE40UP

#### syn\_useioff Values

Value	e Description	
1/true	Packs the registers into I/O pad cells.	
0/false	Do not pack the registers into I/O pad cells.	

#### **Description**

By default, the software attempts to pack registers into I/O pad cells based on timing requirements. Setting the syn\_useioff attribute to 0/false overrides the default behavior and prevents register packing. The attribute can be applied to individual registers or ports and can also be applied globally. When applied at the register level, the register is excluded from I/O pad cell packing, and when applied at the port level, all registers attached to the port are excluded.

The syn\_useioff attribute is supported in the compile point flow.

#### **Object Considerations**

The syn\_useioff attribute can be set on the following objects:

- Top-level ports (see Example 1: Top-Level Port)
   If syn\_useioff is applied on a top-level port, the registers can be included in a lower-level module.
- Registers that drive top-level ports (see Example 2: Register Driving Top-Level Port)

If syn\_useioff is applied on registers that drive top-level ports, the registers can be included in a lower-level module.

• Lower-level ports, if the register is specified as part of the port declaration (see Example 3: Lower-Level Port)

The tool does not apply the attribute if the register driving the port is declared independently.

- If syn\_useioff is applied on a lower-level port for which a register is defined as part of the port definition, the port should be driven within a clocked block.
- If syn\_useioff is applied on a lower-level port for which a register is defined independently and is not driven within a clocked block, this attribute will not be applied.

#### **Register Packing Precedence**

When using the syn\_useioff attribute to control register packing, the order of precedence is registers, followed by ports, and then global as outlined below:

#### 1. Registers (highest priority)

syn_useioff = 1/true	Packs register into the I/O pad cell regardless of the port or global specification		
syn_useioff = 0/false	Does not pack register into I/O pad cell regardless of the port or global specification		

#### 2. Ports

syn_useioff = 1/true	Packs registers into the I/O pad cell regardless of global specification		
syn_useioff = 0/false	Does not pack registers into I/O pad cell regardless of global specification		

#### 3. Global (lowest priority)

syn_useioff = 1/true	Packs registers into the I/O pad cells
syn_useioff = 0/false	Does not pack registers into I/O pad cells

syn\_useioff :

#### syn\_useioff Syntax Specification

The following table summarizes the syntax in different files. See Object Considerations, on page 277 Examples of syn\_useioff on Different Ports, on page 281 for descriptions of the ports where you can set the attribute.

FDC	define_attribute {object} syn_useioff {1   0} define_global_attribute syn_useioff {1   0}	SCOPE Example	
Verilog	object /* synthesis syn_useioff = {1   0} */;	Verilog Example	
VHDL	attribute syn_useioff of object: objectType is {true   false};	VHDL Example	

#### **SCOPE Example**

	Enabled	Object Type	Object	Attribute	Value	Val Type	Description
1	₹	port	p:q	syn_useioff	1	boolean	Embed flip-flops in the IO ring

### **Verilog Example**

```
module test top (
   input clk,
   input d,
   output q
   );
test U (
   .clk(clk),
   .d(d),
   .q(q)
   );
endmodule
module test (
   input clk,
   input d,
   output q
   );
reg temp;
reg qreg/*synthesis syn useioff = 0*/;
assign q = qreg;
```

: syn\_useioff

```
always@(posedge clk)begin
  temp <= d;
  qreg <= temp;
end
endmodule</pre>
```

#### **VHDL Example**

```
library ieee;
use ieee.std logic 1164.all;
use work.all;
entity dff is
   port (data in: in std logic;
         clock: in std logic;
         data out: out std logic);
attribute syn useioff : boolean;
attribute syn useioff of data out: signal is false;
end dff;
architecture behy of dff is
begin
   process(data in, clock)
   begin
      if (clock='1' and clock'event) then
         data out <= data in;</pre>
      end if;
   end process;
end behv;
```

syn\_useioff :

#### **Examples of syn useioff on Different Ports**

The following examples show syn\_useioff set on ports at different levels in the design.

### Example 1: Top-Level Port

The syn\_useioff attribute is applied on a top-level port.

```
module good2 top (
   input clk,
   input d,
   output q/* synthesis syn useioff=1 */);
good 2 U (
   .clk(clk),
   .d(d),
   .q(q));
endmodule
module good 2 (
   input clk,
   input d,
   output q);
   reg temp;
   reg qreg;
   assign q = qreg;
always@(posedge clk)
   begin
      temp \leq d;
      qreg <= temp;</pre>
   end
endmodule
```

### Example 2: Register Driving Top-Level Port

The syn\_useioff attribute is applied on a register driving the top-level port.

```
module good1_top (
   input clk,
   input d,
   output q);
good_1 U (
   .clk(clk),
   .d(d),
   .q(q));
endmodule
```

: syn useioff

```
module good_1 (
   input clk,
   input d,
   output q);
   reg temp;
   reg qreg/* synthesis syn_useioff=1 */;
   assign q = qreg;

always@(posedge clk)
   begin
       temp <= d;
       qreg <= temp;
   end
endmodule</pre>
```

#### Example 3: Lower-Level Port

This attribute is applied on a lower-level port, for which the register is defined as part of the port declaration. However, the attribute is not applied if the register driving the port is declared independently.

```
module good top (
   input clk,
   input d,
   output q);
good U (
   .clk(clk),
   .d(d),
   .q(q));
endmodule
module good (
   input clk,
   input d,
   output reg q/* synthesis syn useioff=1 */);
   req temp;
   //req greg;
   //assign q = qreg;
always@(posedge clk)
   begin
      temp \ll d;
      q <= temp;
   end
endmodule
```

syn\_useioff :

#### Effect of using syn\_useioff

Setting the syn\_useioff attribute to 0/false prevents the software from packing registers into I/O pad cells. When you set the attribute on a top-level register or port, the synthesis software writes out the syn\_useioff attribute to the output netlist file as an IOB=FALSE/TRUE statement.

Example of a netlist when syn\_useioff is set to 0/false:

# translate off/translate on

Directive

Synthesizes designs originally written for use with other synthesis tools without needing to modify source code.

#### **Description**

Allows you to synthesize designs originally written for use with other synthesis tools without needing to modify source code. All source code that is between these two directives is ignored during synthesis.

Another use of these directives is to prevent the synthesis of stimulus source code that only has meaning for logic simulation. You can use translate\_off/translate\_on to skip over simulation-specific lines of code that are not synthesizable.

When you use translate\_off in a module, synthesis of all source code that follows is halted until translate\_on is encountered. Every translate\_off must have a corresponding translate\_on. These directives cannot be nested, therefore, the translate\_off directive can only be followed by a translate\_on directive.

See also, pragma translate\_off/pragma translate\_on, on page 33. These directives are implemented the same in the source code.

#### translate\_off/translate\_on Syntax

Verilog	/* synthesis translate_off */ /* synthesis translate_on */	
VHDL	synthesis translate_off synthesis translate_on	

#### **Verilog Example**

```
module test(input a, b, output dout, Nout);
assign dout = a + b;

//Anything between pragma translate_off/translate_on is ignored by
   the synthesis tool hence only

//the adder circuit above is implemented not the multiplier circuit
   below:
```

```
:
```

```
/* synthesis translate_off */
assign Nout = a * b;
/* synthesis translate_on */
endmodule
```

For SystemVerilog designs, you can alternatively use the synthesis\_off/synthesis\_on directives. The directives function the same as the translate\_off/translate\_on directives to ignore all source code contained between the two directives during synthesis.

For Verilog designs, you can use the synthesis macro with the Verilog 'ifdef directive instead of the translate on/off directives. See synthesis Macro, on page 97 for information.

#### **VHDL Example**

For VHDL designs, you can alternatively use the synthesis\_off/synthesis\_on directives. Select Project->Implementation Options->VHDL and enable the Synthesis On/Off Implemented as Translate On/Off option. This directs the compiler to treat the synthesis\_off/on directives like translate\_off/on and ignore any code between these directives.

See VHDL Attribute and Directive Syntax, on page 306 for different ways to specify VHDL attributes and directives.


```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity test is
port
         in std logic vector(1 downto 0);
  b : in std logic vector(1 downto 0);
  dout : out std logic vector(1 downto 0);
  Nout: out std logic vector(3 downto 0)
   );
end:
architecture rtl of test is
begin
  dout <= a + b:
--Anything between synthesis translate off/translate on is ignored
   by the synthesis tool hence only
--the adder circuit above is implemented not the multiplier circuit
```

#### below:

```
--synthesis translate_off
  Nout <= a * b;
--synthesis translate_on
end;</pre>
```

### Effects of Using translate\_off/translate\_on


Here is the RTL view before applying the attribute.



:

This is the RTL view after applying the attribute.





# Index

clocks
on black boxes 121 code ignoring with pragma translate off/on 33 compile points allowed resources 40 compiler loop iteration, loop_limit 28 loop iteration, syn_looplimit 131 custom attributes 78
define_attribute     syntax 9     define_false_path         using with syn_keep 125     define_global_attribute         summary 11         syntax 9     define_multicycle_path         using with syn_keep 125  E edif file     scalar and array ports 148     syn_noarrayports attribute 148 enumerated types     syn_enum_encoding directive 77
<b>F</b>
fanout limits overriding default 133 syn_maxfan attribute 133 fix gated clocks syn_gatedclk_clock_en directive 89 FSMs syn_encoding attribute 67

full_case directive 23	priority encoding 31 probes
G	inserting 185
gated clocks	В
syn_force_seq_prim directive 86	R
global attributes summary 11	RAMs
global buffers	implementation styles 193
defining 97	technology support 195
S	registers
H	preserving with syn_preserve 180
	replication
hierarchy	disabling 211
flattening with syn_hier 104	resource sharing
	syn_sharing directive 227
l	retiming
I/O buffers	syn_allow_retiming attribute 36
inserting 117	
specifying I/O standards 171	S
I/O packing	SCOPE spreadsheet
disabling with syn_replicate 211	Attributes panel 8
instances	sequential optimization, preventing with syn-
preserving with syn_noprune 161	_preserve 180
	simulation mismatches
L	full_case directive 26
Lattice	state machines
loc attribute 27	enumerated types 77
loc attribute (Lattice) 27	extracting 236, 244
loop_limit directive 28	syn_allow_retiming attribute 36
loop_mmt directive 20	syn_black_box directive 44
M	syn_direct_enable attribute 51
IVI	syn_direct_reset Attribute 56
multicycle paths	syn_direct_set attribute 60
syn_reference_clock 209	syn_encoding
	compared with syn_enum_encoding
N	directive 79
nets	using with enum_encoding 78
preserving with syn_keep 125	syn_encoding attribute 67
preserving with syn_keep 120	syn_enum_encoding
P	using with enum_encoding 78
Г	syn_enum_encoding directive 77
parallel_case directive 31	compared with syn_encoding attribute
pin locations	79
Lattice 27	syn_force_pads attribute 83
pipelining	syn_force_seq_prim directive 86
syn_pipeline attribute 175	syn_gatedclk_clock_en directive 89
pragma translate_off directive 33	syn_gatedclk_clock_en_polarity directive 92
pragma translate_on directive 33	syn_global_buffers attribute 97

syn_hier attribute 104	synthesis_on directive 285
syn_insert_buffer attribute 114	SystemVerilog
syn_insert_pad attribute 117	ignoring code with synthesis_off/on 285
syn_isclock directive 121	3 3 = 1
syn_keep	Т
compared with syn_preserve and	timing
syn_noprune directives 128	3
syn_keep directive 125	syn_tco directive 247 syn_tpd directive 253
syn_looplimit directive 131	syn_tsu directive 262
syn_maxfan attribute 133	translate_off directive 284
syn_multstyle attribute 139	translate_on directive 284
syn_netlist_hierarchy attribute 142	tristates
syn_noarrayports attribute 148	black_box_tri_pins directive 20
syn_noclockbuf attribute 152	syn_tristate directive 259
using with fanout guides 134	-5 =
syn_noclockpad attribute 158	V
syn_noprune directive 161	
syn_pad_type attribute 171	Verilog
syn_pipeline attribute 175	ignoring code with translate off/on 284
syn_preserve	syn_keep on multiple nets 126
compared with syn_keep and syn_noprune 181	W
syn_preserve directive 180	wires, preserving with syn_keep directive 125
syn_probe attribute 185	, p
syn_ramstyle attribute 193	
syn_reference_clock attribute 209	
syn_replicate	
using with fanout guides 134	
syn_replicate attribute 211	
syn_romstyle attribute 216	
syn_safe_case directive 221	
syn_safefsm_pipe directive 224	
syn_sharing directive 227	
syn_shift_resetphase 232	
syn_smhigheffort attribute 236	
syn_srlstyle attribute 241	
syn_state_machine attribute 236	
syn_state_machine directive 244	
syn_tco directive 247	
syn_tpd directive 253	
black-box timing 253, 262	
syn_tristate directive 259	
syn_tsu directive 262	
black-box timing 262	
syn_use_carry_chain attribute 268	
syn_useenables attribute 272	
synthesis_off directive 285	