



# HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation

**Qingcheng Xiao<sup>1</sup>**, Size Zheng<sup>1</sup>, Bingzhe Wu<sup>1</sup>, Pengcheng Xu<sup>1</sup>, Xuehai Qian<sup>2</sup>, and **Yun Liang<sup>1</sup>** 

1. School of EECS, Peking University, Beijing, China

2. University of Southern California, USA


**Group URL**: http://ceca.pku.edu.cn/

Email: {walkershaw, ericlyun}@pku.edu.cn



### **Tensor Computation**


fundamental to compute-intensive applications






# **Wide Coverage**

General Matrix  $L[i,j] = \sum M[i,k] * N[k,j]$  Multiply (GEMM):



2D C[k, x, y] = convolution:  $\sum A[c, x + r]$ 


 $\sum A[c,x+r,y+s] * B[k,c,r,s]$ 



CNN


**Tensor Times** 

Matrix (TTM):  $C[i,j,k] = \sum A[i,j,l] * B[l,k]$ 




Tucker Decomposition

MTTKRP:  $D[i,j] = \sum A[i,k,l] * B[l,j] * C[k,j]$ 




. . .


#### **Various Scenarios**




# **High Demand for Computing Power**

tens to hundreds of 2D convolutions











#### **A Holistic Solution**




# The Chicken or the Egg?




## Hardware-software Co-design

#### **Separated Design Flow**



- a late system integration
- high modification costs
- poor solution qualities


#### **Co-design Flow**



- develop in parallel
- deeply coupled optimization
- early feedbacks



# **Challenges in Co-design**



**HW-SW** partitioning

**#1** How to partition hardware and software?

SW




**#4** How to generate chips rapidly?

HWdesign




**#2** How to explore design spaces efficiently?

> system integration




**#3** How to generate efficient software mappings?






# **HW/SW Co-design for Tensor Computation**




# **Dedicated Chips and Hardware Intrinsic**

hardware intrinsic: one or a set of specific functions supported by the chips




#### **HW-SW** interface: Tensorize



#### **Tensorize Choices**

divide & map a tensor computation onto an intrinsic




## **HW Design Space & SW Design Space**

#### distinct metrics and costs

#### **HW** design space


- Scratchpad Size
- # Bank
- Local Mem. Size



Multi-objective: performance, power, area


- Performance-driven
  - Low evaluation costs





High evaluation costs


# **HASCO: Towards Agile Co-design**





# **Partition Space**


 $\sum A[c,x+r,y+s] * B[k,c,r,s]$ 



leaf nodes subsets
=> the entire partition space




# **Two-step Matching**



### **Design Space Exploration**

jointly optimize software and hardware




Use software latency as a metric

Customize mappings for hardware architecture




# **HW DSE: Multi-objective Bayesian Optimization**

#### A black-box optimization problem:




find good solutions in fewer iterations


Init. the surrogate model



Observe new HW params and metrics, and update the surrogate model




Observe new HW params and metrics, and update the surrogate model



## **SW Primitives and Optimization**

SW DSE => determine primitive sequences and factors



#### **SW** optimization:

a sequence of SW primitives

```
split:

y(56)→[y1(4), y2(14)],

x(56), r(3), s(3),

k(64)→[k1(2), k2(32)]

c(64)→[c1(2), c2(32)]

reorder:

x, y1, k1, c1, r, s, y2, k2, c2


fuse:

(x, y1, k1, c1) → outer

tensorize:

y2, k2, c2
```

## **SW DSE: Reinforcement Learning**



#### **HASCO In AHS: Install**

```
Install with shell script
1 sh -c "$(wget https://pku-
ahs.github.io/tutorial/en/master/_downloads/9064601015f9cd5e747a641dbdacf3aa/i
nstall_ahs.sh -0 -)"
2 source ~/.bashrc

Alternative: use Docker
1 docker pull ericlyun/ahsmicro:latest
2 docker run -it ericlyun/ahsmicro:latest /bin/bash
```

Visit our website: <a href="https://pku-ahs.github.io/tutorial/en/master/steps.html">https://pku-ahs.github.io/tutorial/en/master/steps.html</a> for details.

#### **HASCO In AHS: User Interface**


#### Python Interface

```
# Defining Params
2 dtype = "int8"
 method = "Model" # "Profile"/"Simulate"
4 constraints = {"latency": 1000, "power": 20, "area": 100}
5 stts
  hw space = ...
7 # Defining Generator(Hardware Intrinsic)
 generator = GEMMGenerator(stts, hw space, dtype)
  # Defining Benchmark
10 benchmark = BenchmarkCNN("MobileNetV2", dtype, generator.type)
11 # Start codesign
12 codesign(benchmark, generator, method, constraints,
           init_size=10, trail_num=20)
13
```

#### **HASCO In AHS: User Interface**

#### Details on HW-Space Definition


```
6 hw_space = {
    "x": [4, 8, 16, 32],
    "y": [4, 8, 16, 32],
    "dma_buswidth": [64, 128],
    "dataflow": ["WS", "OS"]
}
```



**HW DSE** 

#### **HASCO In AHS: User Interface**

#### **Details on STT Definition**






**TENET:** Relation Centric

**TensorLib:** STT Matrix

$$\begin{bmatrix} x \\ y \\ t \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 \\ 0 & 0 & 1 \\ 1 & 1 & 1 \end{bmatrix} \begin{bmatrix} i \\ j \\ k \end{bmatrix}$$




# **HASCO In AHS: Program Interface**



# **HASCO In AHS: Converting TENET Output**

Latency = max(inputDelay, outputDelay, computationDelay) Throughput = TotalVolume / Latency Energy = UniqueVolume×  $f_t$  +TotalVolume×  $f_w$ Power = Energy / Latency




#### **HASCO In AHS: Command Line Interface**

hasco.py -i CONV -b MobileNetV2 -f space.json

- -i intrinsic, CONV/GEMM
- -b benchmark
- -f the JSON file that specified design space
- -I the restriction on latency
- -p the restriction on power
- -a the restriction on area
- •

```
# Space.json
{
    "stts": {...}
    "hw_space": {...}
}
```

# **HASCO In AHS: Output**



#### **HASCO In AHS: DEMO**