

# **CMOS** Dual Binary to 1 of 4 **Decoder/Demultiplexers**

High-Voltage Types (20-Volt Rating) CD45558: Outputs High on Select CD4556B: Outputs Low on Select

■ CD4555B and CD4556B are dual one-of-four decoders/demultiplexers. Each decoder has two select inputs (A and B), an Enable input (E), and four mutually exclusive outputs. On the CD4555B the outputs are high on select; on the CD4556B the outputs are low on select.

When the Enable input is high, the outputs of the CD4555B remain low and the outputs of the CD4556B remain high regardless of the state of the select inputs A and B. The CD4555B and CD4556B are similar to types MC14555 and MC14556, respectively.


The CD4555B and CD4556B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastics packages (E suffix), and 16-lead small-outline packages (M, M96, and MT suffixes). The CD4555B is also supplied in 16-lead small-outline packages (NSR suffix) and 16-lead thin shrink small-outline packages (PW and PWR suffixes.)


### Features:

- Expandable with multiple packages
- Standard, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range):  $1 \text{ V at V}_{DD} = 5 \text{ V}$

2 V at V<sub>DD</sub> = 10 V

- 2.5 V at V<sub>DD</sub> = 15 V 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices" Applications:
- Decoding ■ Code conversion
- Demultiplexing (using Enable input as a data input)
- Memory chip-enable selection
- Function selection





### RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	V <sub>DD</sub>	MIN.	MAX.	UNITS
Supply Voltage Range (For T <sub>A</sub> = Full Package Temp. Range)	_	3	18	<b>v</b>

### MAXIMUM RATINGS, Absolute-Maximum Values:


LEAD TEMPERATURE (DURING SOLDERING):

DC SUPPLY-VOLTAGE RANGE, (VDD)


Voltages referenced to VSS Terminal) ......-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5V to V<sub>DD</sub> +0.5V POWER DISSIPATION PER PACKAGE (PD): For T<sub>A</sub> = -55°C to +100°C ...... 500mW For TA = +100°C to +125°C ...... Derate Linearity at 12mW/°C to 200mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types).......... 100mW OPERATING-TEMPERATURE RANGE (TA) .....-55°C to +125°C STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) .....-65°C to +150°C

### **TERMINAL ASSIGNMENTS**



### CD4556B



Copyright © 2003, Texas Instruments Incorporated

### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE	IS <sup>:</sup>	LIMITS AT INDICATED TEMPERA					ATURES	UNITS		
ISTIC	Vo	VIN	V <sub>DD</sub>						+25		DIVITS
	(V).	(V)	(V)	55	-40	+85	+125	Min.	Typ.	Max.	
Quiescent Device	_ ;	0,5	-5	5	5	150	150		. 0.04	5	:
Current,	. <u>-</u>	0,10	10	10	10	300	ı <b>300</b>	er.	0.04	10	μΑ
IDD Max.	_	0,15	15	20	20	600	600	10 <sup>-3</sup> 1	0.04	20	μА
	_	0,20	20	100	100	3000	3000	5 <sub>4</sub> 4755	0.08	100	1.5
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	<b>.1</b> }* ,	· r	
(Sink) Current	Q.5	0,10	10	1.6	1.5	1.1	0.9	1.3	. 2.6	11-	400
IOL Min.	∴ 1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	\	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mΑ
(Source) Current, IOH Min.	2.5	0,5	5	-2	-1.8	1.3	-1.15	-1.6	-3.2		
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	: _ ı	. v
Output Voltage:	_	0,5	5	0.05				_	0	0.05	
Low-Level, VOI Max.	-	0,10	10		0	.05	100		0	0.05	
AOF Max.	_	0,15	15		0	05	- 23		0	0.05	l v
Output Voltage:		0,5	5		4	.95		4.95	5,	-	
High-Level,	-	.0,10	10		9	.95		9.95	10		
VOH Min.	-	0,15	15		14	.95		14.95	15	- T	
Input Low	0.5,4.5		5		1	.5		_		1.5	
Voltage,	1,9	_	10			3		_	_	3	
VIL Max.	1.5,13.5	3-7	15			4		-	_	4	
Input High Voltage, VIH Min.	0.5,4.5		5		3	3.5		3.5	_		
	1,9	_	10			7		7		_	
	1.5,13.5	_	15		•	11		11	_	_	
Input Current IIN Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ

# DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A$ = 25° C; Input $t_{\rm F}$ , $t_{\rm f}$ = 20 ns, $C_L$ = 50 pF, $R_L$ = 200 K $\Omega$

	TEST COND	ITIONS	LIM		
CHARACTERISTIC		V <sub>DD</sub> Volts	TYP.	MAX.	UNITS
Propagation Delay Time, tpHL,		5	220	440	
A or B Input to <sup>t</sup> PLH		10	95	190	. ns
Any Output		15	70	140	
12		5	200	400	İ
E Input to Any		10	85	170	ns
Output		15	65	130	١.
		5	100	200	
Transition Time t <sub>THL</sub> , t <sub>TLH</sub>		10	50	100	ns
\$ 15 <b>4</b> (\$ 25)		15	40	80:	the growing
Input Capacitance C <sub>IN</sub>	Any Input		5	7.5	pF




Fig. 1 — Typical output low (sink) current characteristics.




Fig. 2 — Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 -- CD4556B logic diagram (1 of 2 identical circuits).

# \*ALL INPUTS PROTECTED BY CMOS PROTECTION NETWORK: Voc. 92(5):4228

Fig. 6 - CD4555B logic diagram (1 of 2 identical circuits).

### **TRUTH TABLE**

INF ENABLE	UTS SEL	.ECT	OUTPUTS CD4555B				OUTPUTS CD4556B			
Ē	В	Α	Q3	Q2	Q1	QO	<u>0</u> 3	<u>0</u> 2	Ωī	<u>a</u>
0	0	0	0	0	0	1	1	1	1	0
0	0	1	0	0	1	0	1	1	0	1
0	1 -	0	0	1	0	0	1	0	1	1
0	1	1	1	0	0	0	0	1	1	1 %
1	Х	х	0	0	0	0	1	1	1	1

X = DON'T CARE

LOGIC 1 ≡ HIGH LOGIC 0 ≡ LOW




Fig. 7 — Typical propagation delay time vs. load capacitance (A or B input to any output).




Fig. 8 — Typical propagation delay time vs., load capacitance (E input to any output).




Fig. 9 — Typical propagation delay time vs. supply voltage.




Fig. 10 — Typical transition time vs. load capacitance.




Fig. 11 — Typical dynamic power dissipation vs. frequency.




Fig. 12 — Quiescent device current test circuit.




Fig. 13 — Input voltage test circuit.




Fig. 14 - Input current test circuit.




Fig. 15 — CD4555B B input to Q3 output dynamic signal waveforms.




Fig. 16 - CD4556B B input to Q3 output dynamic




Fig. 17 — CD45558 E input to Q3 output dynamic signal waveforms.






Fig. 18 — CD45568 E input to Q3 output dynamic signal waveforms.



			SEL		
<b>Q</b> 3	02	Q1	00	Α	В
0	. 0	0	DATA	0	0.
0	0	DATA	. 0	1	0
0	DATA	-0	0	0	1
DATA	0	0	0	1	1

Fig. 19 — 1 of 4 line data demultiplexer using CD45558.



1	IN	INPUTS			Q OUTPUTS							
	С	В	Α	0	1	2	3	4	5	6	7	
	0	0	0	1	0	0	0	0		0	0	
	0	0	1	0		0				0	0	
	0	1	0	0	0	1	Q	0	0	0	0	
-	. 0	1	1	0	0	0	1	0	0	0	0	
-1	1	0	0	0	0	0	0	1	0	0	0	
	1	0	1	0	0	0	0	0	1	0	0	
	1	1	0	0	0	0	0	0	0	1	0	
	1	1	1	0	0	0	0	0	0	0	1	
ı		Ь		Ц.,		_		_	_			

Fig. 20 - 1-of-8 decoder using CD4555B.






Fig. 21 — 1-of-16 decoder using CD4555B and CD4556B.





DIMENSIONS AND PAD LAYOUT FOR CD4555BH.

DIMENSIONS AND PAD LAYOUT FOR CD4556BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).





ti.com 28-Feb-2005

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)
7704701EA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
7704801EA	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4555BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4555BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4555BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4555BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4555BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4555BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4555BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4555BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4556BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4556BF	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4556BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4556BM	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4556BM96	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4556BMT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

None: Not yet available Lead (Pb-Free).

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on

<sup>(2)</sup> Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



# **PACKAGE OPTION ADDENDUM**

28-Feb-2005

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G16)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AC.



# **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated