Institutionen för systemteknik Department of Electrical Engineering

Examensarbete

Analysis of new and alternative encryption algorithms and scrambling methods for digital-tv and implementation of a new scrambling algorithm (AES128) on FPGA

Examensarbete utfört i Datorteknik vid Tekniska högskolan vid Linköpings universitet av

Gustaf Bengtz

LiTH-ISY-EX--14/4791--SE Linköping 2014



Linköpings universitet TEKNISKA HÖGSKOLAN

Analysis of new and alternative encryption algorithms and scrambling methods for digital-tv and implementation of a new scrambling algorithm (AES128) on FPGA

Examensarbete utfört i Datorteknik vid Tekniska högskolan vid Linköpings universitet av

Gustaf Bengtz

LiTH-ISY-EX--14/4791--SE

Handledare: Oscar Gustafsson

ISY, Linköpings universitet

Patrik Lantto WISI Norden

Examinator: Kent Palmkvist

ISY, Linköpings universitet

Linköping, 12 augusti 2014



Avdelning, Institution Division, Department

Organisatorisk avdelning Department of Electrical Engineering SE-581 83 Linköping

	atı	un
Da	ate	

2014-08-12

Språk Language	Rapporttyp Report category	ISBN	
Language		ISRN LiTH-ISY-EX14/4791SE Serietitel och serienummer Title of series, numbering ISSN ————————————————————————————————	
Title samt implem Analysis of r	nentation av en ny skramblir new and alternative encryptic	lgoritmer och skramblingsmetoder igsalgoritm (AES128) på FPGA on algorithms and scrambling method g algorithm (AES128) on FPGA	O
Författare Gustaf Beng Author	tz		

Sammanfattning

Abstract

This report adresses why the currently used scrambling standard CSA needs a replacement. Proposed replacements to CSA are analyzed to some extent, and an alternative replacement (AES128) is analyzed.

One alternative being the CSA3, and the other being the CISSA algorithm. Both of the proposed algorithms use the AES algorithm as a base. The CSA3 combines AES128 with a secret cipher, the XRC, while CISSA uses the AES cipher in a feedback mode. The different utilizations makes CSA3 hardware friendly and CISSA software friendly.

The implementation of the Advanced Encryption Standard (AES) is analyzed for a 128 bit key length based design, and a specific implementation is presented.

Nyckelord

Keywords DVB, scrambling, CISSA, cipher, CSA, CSA3, AES128, FPGA

Abstract

This report addresses why the currently used scrambling standard CSA needs a replacement. Proposed replacements to CSA are analyzed to some extent, and an alternative replacement (AES128) is analyzed.

One alternative being the CSA3, and the other being the CISSA algorithm. Both of the proposed algorithms use the AES algorithm as a base. The CSA3 combines AES128 with a secret cipher, the XRC, while CISSA uses the AES cipher in a feedback mode. The different utilizations makes CSA3 hardware friendly and CISSA software friendly.

The implementation of the Advanced Encryption Standard (AES) is analyzed for a 128 bit key length based design, and a specific implementation is presented.



vi Notation

Notation

Expressions

Expression	Meaning	
AES Advanced Encryption Standard		
CAM	Conditional Access Module	
CAS	Conditional Access System	
CBC mode	C mode Cipher block chaining mode	
CC	Content Control	
Ciphertext	Encrypted plaintext	
CISSA	Common IPTV Software-oriented Scrambling Algo-	
	rithm	
CPU	Central Processing Unig	
CSA	Common Scrambling Algorithm	
CTR mode	Counter mode	
CW	Control Word, which is a key	
DVB	Digital Video Broadcasting	
ECM	Entitlement Control Message. CW encrypted by the	
	CAS	
EMM	Entitlement Management Messages	
ES	Elementary stream	
ETSI	European Telecommunications Standards Institute	
FF Flip-Flop		
FPGA	1 0 0 7	
HD	High-Definition	
IPTV	Internet Protocol Television	
IV	Initialization vector	
LFSR	Linear Feedback Shift-Register	
LSB	Least Significant Bit	
LUT	Look-up Table	
MSB	Most Significant Bit	
Nibble	Half a byte (4 bits)	
Nonce	A value that is only used once	
P-Box	Permutation-Box	
PES	Packetized Elementary Stream	
Plaintext	Content, data	
PS	Program Stream	
SD	Standard-Definition	
S-Box	Substitution-Box	
STB	Set-top Box	
TS	Transport Stream. Contains data	
XRC	eXtended emulation Resistant Cipher	

Contents

No	otatio	on	V
1	Intr	oduction	1
	1.1	Background	1
	1.2	Problem specification	2
	1.3	Constraints	2
	1.4	Methodology	2
2	Dig	ital Video Broadcasting (DVB)	5
	2.1	Head-end	5
	2.2	Control word	6
	2.3	Conditional Access System	7
		2.3.1 Standards	7
	2.4	DVB-SimulCrypt	8
	2.5	Common Interface	8
		2.5.1 CI+	8
	2.6	Conditional Access Module	8
3	Cry	ptography	11
	3.1	Why cryptography is needed	11
	3.2	Data packets	12
		3.2.1 TS packets	12
		3.2.2 PES packets	14
	3.3	Encryption and Decryption	14
		3.3.1 Symmetric-key encryption	14
		3.3.2 Public-key encryption	15
		3.3.3 Combination of encryption methods	15
	3.4	Ciphers	16
		3.4.1 Block cipher	16
		3.4.2 Stream cipher	17
		3.4.3 Decryption	17
	3.5	Confusion and Diffusion	18
		3.5.1 S-boxes and P-boxes	18

viii Contents

	3.6	Secrecy	19
4	Com 4.1 4.2 4.3	The need for a new standard	21 21 22 22 22
5	5.1 5.2 5.3 5.4	Replacements CISSA 5.2.1 Software friendly CSA3 5.3.1 Hardware friendly Selection of the algorithm	25 25 26 26 26 26 27
6	Adv 6.1 6.2	Introduction Method 6.2.1 InitialRound 6.2.2 SubBytes 6.2.3 ShiftRows 6.2.4 MixColumns 6.2.5 AddRoundKey KeyExpansion 6.3.1 Key-schedule core 6.3.2 Rijndael's S-Box 6.3.3 Rcon	29 29 30 30 31 31 31 31 32 32
7	Imp 7.1 7.2 7.3 7.4 7.5	lementation Manager entity	33 34 34 35 36 36 38 38 39
8	Resu 8.1 8.2 8.3	Problems Hardware 8.2.1 Hardware usage Further development 8.3.1 Rijndael's S-Box 8.3.2 Critical Path Tests	41 41 43 43 45 45 45

	8.5	Comparison to other implementations	47
	8.6	Discussion	47
	8.7	Conclusions	48
Li	st of 1	Figures	49
Bi	bliog	raphy	51
A	Mat	rixes	57
В	Flov	vcharts	61

x Contents

Introduction

WISI Norden AB, previously A2B Electronics, is a Swedish company founded in 1997. The company is a developer of head-end cable-TV distribution systems. WISI Norden develops and designs both hardware and software, with the purpose of providing Digital TV solutions.

The purpose of this thesis has been to find a replacement to the currently implemented scrambler, located in the head-end solutions. The previous scrambler needed to be replaced, since it was designed in 1994 and was supposed to last for ten years. The scrambler is used to render the digital television streams unreadable if the user does not subscribe to the encoded channels.

The task was to evaluate and analyze a few potential scrambling algorithms, and then choose one algorithm to implement in WISI Norden's devices.

1.1 Background

The formerly used *common scrambling algorithm* (CSA) has due to recent progresses in television broadcasting become obsolete. CSA was designed to make software descrambling hard, if possible, while making hardware descrambling fast.

There are two suggested replacements of CSA. The first one is named after the CSA, and is called CSA3. The reason as to why it is not called CSA2 is since there already exists an algorithm which is called CSA2. CSA2 is the same algorithm as CSA, just with a different key-length. The second algorithm is the software-friendly descrambling algorithm CISSA. Both of them are based on the public Advanced Encryption Standard - 128 (commonly known as the AES-128). There

2 1 Introduction

are three versions of the AES, with varying numbers. The number depicts what key-length the AES uses.

WISI Norden wanted to evaluate the replacement algorithms, even though the CSA is still used in the DVB world. This was done to make sure that there was an alternative to the CSA, when other companies would start to switch scrambling methods. WISI Norden has also had some requests to implement other scrambling methods from clients.

1.2 Problem specification

The task was to analyze the possible replacements for the common scrambling algorithm, and decide which one was the most suitable replacement. After choosing an algorithm, that algorithm was to be implemented from scratch, making decisions to minimize the hardware usage while achieving the frequency used by the rest of the system. The decisions made were to be motivated either through simulations or reference litterature.

There were two proposed replacements to be compared and analyzed to find what made one of them software-friendly and the other one hardware-friendly.

1.3 Constraints

The thesis has been limited to implement the scrambing algorithm chosen in consent between the author and the supervisor at WISI Norden. The algorithm that was chosen, after analysis of the two proposed algorithms, was the AES128 algorithm in CBC-mode (chapter 3.4.1) with a set IV, according to the CISSA standard. This corresponds to the CISSA algorithm [5]. The implementation is focused on minimizing the hardware usage, while achieving a throughput of at least 1 Gbits/s.

1.4 Methodology

The project was split into a set of tasks, to be performed in the order written below. Performing the tasks in this order was done to decrease the complexity of the seperate tasks.

- Litterature study
- · Choosing an algorithm
- Design and test of entities
- Implementation
- Optimization

1.4 Methodology 3

To gain some knowledge about cryptography, a litterature study was first conducted. This provided some insight into what the strenghts and weaknesses of the algorithms actually were. The AES cipher was chosen as an initial algorithm, since both of the proposed algorithms used the AES as a base. The other parts of the cipher, which ever was chosen, were to be added after the AES was finished. Using the gathered background information about how the algorithm worked made design and testing of the entities rather easy. The lower level entities were designed first, which allowed for easier testing of seperate parts of the system. Knowing that the functionality, of low level entities, was already present allowed for easier merging of entities. This led to the system being implemented through bottom-up design.

Digital Video Broadcasting (DVB)

There are many parts that are needed to provide Digital Video Broadcasting (DVB) with a secure way of transmitting streams of data without facing the risk of content getting stolen. The following parts will be treated in this thesis:

- Head-end explained in section 2.1
- CA system (CAS) explained in section 2.3
- Common Interface explained in section 2.5
- Scrambler explained in chapter 3
- Descrambler the inverse of a scrambler

The parts are connected according to figure 2.1. The CAM is explained in section 2.6, the ECM and EMM signals are mentioned briefly in section 2.3 and the DVB-SimulCrypt is described in section 2.4.

2.1 Head-end

The head-end is the system where the scrambler is located. Except for the scrambler, decoding and generation of program specific information takes place in the head-end. The head-end decodes, encrypts and encapsulates data which it has received from content providers, before transmitting it.




Figure 2.1: The DVB setup

2.2 Control word

TS packets (Transport Streams), which contain data received from distributors, are scrambled using a key which is called a control word. Control words are usually changed every 120th second, but might be changed more often. Some systems change the control word every 10th second. Finding out just one control word has very little effect on content theft, since it will only be usable for a few seconds before being changed. Because of the high frequency in which the control words are changed, one means of security is provided. The control words are generated randomly to make sure that consecutive control words can not be derived from each other.

The following section describes the setup of the DVB system, which can be viewed in figure 2.1. The control word is sent to a CA system (Conditional Access System) where the control word is encrypted as an ECM (Entitlement Control Message). The CA system also generates an EMM (Entitlement Management Message) which tells the smart card, which is located in the CAM (Conditional Access Module), contents the user is allowed access to. This could for instance be whether the user has paid to view premium football games or not. The ECM and EMM are then sent back to the head-end where they are attached to the scrambled TS packet using a multiplexer. This package is sent to a receiver, which is usually a TV. The ECM, EMM and TS packet are separated when they arrive. The ECM and EMM are sent through a CI (Common Interface) to the CAM, where the ECM (encrypted control word) is decrypted using a decryption algorithm located on the smart card. The resulting control word is then used to descramble the TS packet.

The TS packet is encrypted once more if the CI is a CI+, otherwise it is sent in the clear back to the receiver where the data is processed before it is dispatched to the user. The CI and CI+ as well as the extra encryption are all discussed in section 2.5.

2.3 Conditional Access System

To make sure that users fulfills a set of criteria, before being allowed to access content, *Conditional Access* (CA) is used. Conditional Access is provided, based on information about the user, in a system seperate from the head-end. Content is first scrambled, and decoded in a head-end. The control word, used to scramble the data, is sent to the Conditional Access system (CAS) where it is encoded. The CA system consists of an EMM-generator (noted as EMMG in figure 2.1) and an ECM-generator (noted as ECMG in figure 2.1) among others. An ECM-generator encrypts the control word. The algorithms used in the generators differ between CA systems and is kept very secret, to make sure that the control word can not be stolen during transmission.

The ECM is generated using the control word, while the EMM is generated based on subscription- and payment information related to the user. The ECM-generators are deterministic, and differ from CAS to cas. The EMM can allow things, stretching from allowing a user to view a video for a few hours, to access a certain channel for an extended period of time. A TV will not display any channels without receiving an EMM allowing it to.

An example is that a user needs to pay for TV-services to be able to access content. The CAS generates an EMM which tells the smart card whether the user is allowed to access the requested material or not. The content provider also generates an ECM based on the control word, which the smart card decrypts and passes to the descrambler which decrypts the video stream. This is done if the EMM allows it.

2.3.1 Standards

Some of the CA systems currently in use are Viaccess, Conax, Irdeto, NDS, Strong and NagraVision. The CA systems are paired with *Conditional Access Modules* (CAM), which are located in the receiver. What CAS / CAM pair depends on the content provider. For instance, Conax is used by Com Hem, Viaccess is used by Boxer and Strong is used by Canal Digital.

CA system	Used by	Supports CI+
Viaccess	Boxer, SVT	Yes
Conax	Com Hem	Yes
Strong	Canal Digital	Yes

2.4 DVB-SimulCrypt

The control words used during scrambling can be sent to several different CA systems at once, resulting in several ECMs. This is called DVB-SimulCrypt, which is widespread in Europe. DVB-SimulCrypt works as an interface between the head-end and the CA system. DVB-SimulCrypt encourages the use of several CA systems at once [3]. This is done by sending the same control word to many CA systems at the same time, and then allowing them each to generate an ECM based on the control word. The multiplexer in the head-end then creates TS packets based on those, since the EMMs will determine whether the user is allowed access or not. A multiplexer is a basic logic circuit, which merges severals signals into a single signal.

2.5 Common Interface

The Common Interface is the interface between the CAM and the host (Digital TV receiver-decoder). There are currently two versions of common interfaces in use, which are the CI and the CI+. The difference between them is that the output from the CI is unencrypted, while the output from the CI+ is encrypted [13]. This means that a clear TS packet is sent between the CI and the host, that can be copied. The data sent between the CI+ and host can not be copied due to it being encrypted, and therefore provides more security for content providers [6].

2.5.1 CI+

The CI+ realizes the possibility of yet another means of protecting content, which is called Content Control (noted as CC in Figure 2.2). Content control is a way of encrypting the content inside of the CAM, connected to the CI+ Module. The key used for the content control encryption is paired with the Digital TV Receiver, where the TS packet is decrypted before being made available to users. The general idea can be viewed in Figure 2.2.

CI+ encoding is often used to protect HD content, but not SD content. Since HD content is more high-profile, content distributors want to protect it more than the SD content. Protection of HD content requires scrambling using AES-128 in CBC-mode (explained in section 3.4.1). [13, 14]

2.6 Conditional Access Module

CA modules (CAMs) are responsible of decoding the scrambled TS packet received from the host. The CAM is inserted into a PCMCIA slot (Personal Computer Memory International Association) either into the TV or the set-top box. A set-top box is a box which is connected between the TV signal source and the TV. The set-top box is equipped with both a CI or CI+, and a CAM. The CAM consists of a slot for a smart card and a descrambler. The smart card decodes the




Figure 2.2: CI+ interface. [13, p. 10]

ECM and sends the control word back to the descrambler. The TS packet is then descrambled and the clear data is sent back to the host, from the CAM.

3

Cryptography

Cryptography is the science of rendering content incomprehensible for undesired readers. Non-encrypted content is called plaintexts, and encrypted plaintexts are called ciphertexts in cryptography. However, securing content is not only about cryptography. The main reason why the encryption algorithms are attacked, is because an attack has a very low chance of being detected. There will be no traces of the attack, since the attacker's access will look just like an ordinary access. [16]

This can be compared to a real-life break-in. The break-in will be noticed if the thief breaks in using a crowbar. On the other hand, you might never notice that the security had been breached, if the the thief were to pick the lock instead. [16]

One of the more important cryptography rules, is to always assume that someone is out to get you. Because of this, Schneier and Fergusson [16, pp. 12–14] claims that it is always important to look for possible ways of breaking systems. Possible ways of bypassing the encryption and ways of breaking algorithms are more easily noted by looking at systems with this mindset, and doing so allows cryptographers to more easily notice faults, which can then be fixed and thereby provide a more robust security system.

3.1 Why cryptography is needed

Cryptography is the science of rendering plaintexts into ciphertexts to protect contents from unauthorized viewing. It is used in electronic communication for protection of e-mail messages and credit card information among other things. If data is sent without being encrypted, someone listening in to the transmission channel will be able to access the data.

12 3 Cryptography

For most people this is not a problem, but in some instances sending secure messages can be extremely important. One example is communication during war, where a single piece of intelligence might turn the tide of the entire war. Moreover, you do not want people to read your account information or credit card number when you do online shopping. Another reason is to make sure that users do not access premium content without paying for it, as the case is with DVB. All of these problems can be solved by cryptography and encryption.

3.2 Data packets

The data processed by the DVB systems is packaged into data packets before it is sent. All of them are created from ES packets (Elementary Stream) which are generally the output from an audio or video encoder. The ES-packets are packeted into PS- (Program Stream), TS- (Transport Stream) or PES packets (Packatized Elementary Stream) before being distributed. Among the three ways of packing data, only two are interresting from a DVB perspective. This is due to PS packets being used for storing data, while TS and PES are used for transmitting data. The interresting types, when working with DVB, are therefore the TS packets as well as the PES packets. PES packets are often packed into the payload of TS packets. TS packets are desirable since they are of a fixed length of 188 bytes, while the PES packets are desirable due to their strength. The payload is the part of the packets which is the actual data, which is everything except the header and adaptation field.

3.2.1 TS packets

TS packets are used by the DVB society due to their fixed length, and the fact that TS packets are meant to be used for streaming services, while PS packets are used for storing packets of data. TS packets have got a length of 188 bytes with a 4 byte long header. This means that the payload consists of a maximum of 184 bytes. The layout of a TS packet can be viewed in figure. 3.1[5]




Figure 3.1: General layout of a data packet

The TS packet consists of 4 different kinds of building blocks where only the header is guaranteed to be present. Those blocks are:

- Header
- Adaptation field
- Encrypted payload
- Clear payload

The byte-sizes of the building blocks of a TS packet are given in table 3.1. The block_size is the size of the blocks that are encrypted, and is 16 for all of the AES standards.

Part	Size in bytes
header_size	4
adaptation_field_size	the size of the adaptation field
payload_size	188 - (header_size + adaptation_field_size)
encrypted_payload_size	payload_size - [payload_size mod block_size]
clear_payload_size	[payload_size mod block_size]
	(or simply payload_size - encrypted_payload_size)

Table 3.1: Byte sizes of the parts in TS packets. The TS packet is 188 bytes.

The header is always 4 bytes, while the adaptation field can have any size between 0 and 183 bytes. This means that the clear payload can be of any size stretching from 0 bytes, to one byte smaller than the block size. The rest of the data consists of the payload.

Header

The header consists of information regarding the packet, and has a sync_byte (with a hex-value of 0x47, or bit-value of 01000111) to announce the beginning of a packet. The value of the sync_byte corresponds to the ASCII-value of the letter G which stands for Go. The header also contains information as to whether there is an adaptation field and payload in the packet, what Packet ID (PID) the packet has, if it should be prioritized, whether the data is scrambled - and in that case if it was scrambled with an odd or even key, among others [4, pp. 25–26]. The header should never be encrypted and is always found at the beginning of a packet [5, pp. 10–11].

The header contains the following bits:

Bits	Name	Description
8	Sync byte	Fixed byte value 0x47
1	Transport Error Indicator	Uncorrectable bit errors exist
1	Payload Unit Start Indicator	TS packet contains PES packets or
		Program Specific Information (PSI data)
2	Transport Scrambling Control	00 No scramling, 01 Reserved,
		10 Even key, 11 Odd key
1	Transport Priority	1 gives this packet higher priority
13	PID	Packet identification number
1	Adaptation Field Control	Adaptation field exists
1	Contains Payload	Payload exists
4	Continuity Counter	Packet number. Used to make sure
		packets are not lost

14 3 Cryptography

Adaptation field

The adaptation field is a padding field that is only inserted when the end of the data does not align with the end of the TS packet. This is done to make sure that the TS packet is filled with known data. Adaptation fields are never encrypted. [5, pp. 10–11]

Encrypted and clear payload

Clear bytes of data tend to turn up, when working with block ciphers. This happens since block ciphers only encrypt data blocks of fixed sizes. The clear data is always located at the end of the received TS packet. When receiving a TS packet, the first thing to be done is to find the start of the payload. The start of the payload is found directly after the header, when there is no adaptation field. If an adaptation field is present, we can find the data after it. The length of the adaptation field is found in the beginning of it. When the start of the payload has been found, blocks of a given size are sent to the scrambler. The remainder of the data, when all of the blocks of the right size have been scrambled, is to be left clear. The number of unscrambled bytes might be of sizes up to one byte smaller than the block size. This means that the AES-128, which works on block sizes of 16 bytes, can have a maximum of 15 clear bytes. [5, pp. 10–11]

3.2.2 PES packets

The PES packets have varying lengths of up to 64 kilo bytes, and are often packed into TS packets when distributed, due to the TS packets being strong. The payload data in the TS packets, when carrying PES packets, consist of the entire PES packets, which is the header as well as the data. PES packets do not use adaptation fields, since they are of adaptable lengths, as long as the length of the packet does not exceed 64 kilo bytes.

Since Digital Video Broadcasting seldom uses PES packets, an explanation of the elements of the PES header will not be done in this report. The derivation of PES packets from TS packets can be seen in Figure 3.2 [2, p. 9].

3.3 Encryption and Decryption

There are three things that you need when you encrypt and decrypt messages. Those are the algorithm, plaintext and the key. Even though there are plenty of ways to encrypt messages, there are mainly two ways of sharing the encryption-key. The first method is the symmetric-key encryption, and the second method is the public-key encryption. [16]

3.3.1 Symmetric-key encryption

The symmetric-key encryption uses the same key to encode and decode messages. Distrubution of the key, when using the symmetric-key encryption is trouble-some and the fact that both parties need access to the same secret key is a major




Figure 3.2: PES packet derived from TS packets. The packet in the top is a PES packet and the packets in the bottom are TS packets.

drawback of the symmetric key encryption, as compared to the public-key encryption method. Sending the key in an email is a bad idea, since the persons who want to read the sent messages are most likely already listening. They will therefore obtain the key as well as the means to decode the messages. Both the CSA and the AES encryption methods are symmetric-key encryptions, using the same key for encryption and decryption. [16]

3.3.2 Public-key encryption

The public-key encryption uses a public key that anyone can look up, and a secret key that only one person knows [19, pp. 25–32]. For instance say that two persons, Bob and Alice, want to communicate. Bob produces a keypair P_{Bob} (Bob's public key) and S_{Bob} (Bob's secret key) and publishes P_{Bob} for anyone to see. When Alice wants to send Bob a message, she looks up Bob's public key P_{Bob} , which she uses to encode her message. When she sends Bob the message, Bob decodes the message using his secret key S_{Bob} . Since Alice now knows both the plaintext, and can find out what the corresponding ciphertext will be, she could potentially try to find Bob's secret key. [16]

3.3.3 Combination of encryption methods

If the public-key encryption seems secure and easy to manage, how come it is not the only encryption method used? The reason is that the public-key encryption is not as effective as the symmetric-key encryption. It is common to use a combination of those two when an easy, effective way to encrypt messages is desired.

To combine the two encryption methods, the symmetric-key algorithm encodes the plaintext into a ciphertext while the public-key encryption encrypts the key used by the symmetric-key encryption. The encoded key is sent with the ciphertext to the recipient that decodes the symmetric key using the secret key. The plaintext is obtained by decrypting the ciphertext using the symmetric key.

16 3 Cryptography




Figure 3.3: Different kinds of ciphers. [10]

3.4 Ciphers

A cipher is the same as an encryption algorithm, which operates on either plaintexts or ciphertexts to perform encryption or decryption. Figure 3.3 shows how the different kinds of ciphers can be split into sub-groups. The first branch splits into Classical-, Rotor Machine- and Modern ciphers. Substitution and Transposition are still used in modern algorithms, even though they are considered classical ciphers. The Modern ciphers are the Private key and Public key (descibed in chapter 3.3.1 and 3.3.2). The CSA algorithm uses both the stream- and block ciphers, while the AES algorithm only uses a block cipher.

There are mainly two kinds of ciphers that are used when designing modern cryptosystems. Those ciphers are called block ciphers and stream ciphers. Many systems use a combination of block ciphers and stream ciphers to provide security.

3.4.1 Block cipher

A block cipher operates on fixed sized sets of data. These sets are called blocks, which is the reason they are called block ciphers. Them being fixed sizes might cause a need for padding of the blocks, in case the plaintext contains a number of bytes that is not a multiplier of the blocksize. Block ciphers often use a combination of Substitution-boxes (S-boxes) and Permutation-boxes (P-boxes) in a so-called SP-network (S-box / P-box network) (Figure 3.5). There are many modes of block ciphers, but the two recommended by Schneier and Fergusson [16] are the CBC-mode and the CTR-mode, which are described in the following sections.

3.4 Ciphers 17




Figure 3.4: Cipher block chaining mode, [9]

CBC

CBC stands for *cipher block chaining* and is performed by encrypting the result of an XOR (basic logic component) between an Initialization Vector (IV) and the plaintext. The resulting ciphertext is then fed back to the XOR replacing the IV. This means that the data input into the cipher will be the result of an XOR between the previous result, and the next plaintext. This is then put into an XOR with the next plaintext, which is then encrypted in the cipher. For reference, see image 3.4. [21, pp. 109–111]

CTR

CTR stands for *counter*, and refers to the way the IV is generated. The counter outputs a value, which is encoded with the key. The counter often uses a Linear Feedback Shift Register (LFSR) with some sort of logical function, most often XORs. The counter has got an internal state, which it manipulates in order to create the next state. The state is what is output from the counter and sent to an XOR together with the plaintext, producing the ciphertext. The counter is incremented and the procedure is iterated [21, p. 111].

3.4.2 Stream cipher

Stream ciphers work on streams of data. They usually consist of a keystream generator which performs an XOR with the data [19, pp. 67]. An effective implementation of the stream cipher is to use a linear feedback shift-register which uses the current internal state (key) to produce the next state by a simple XOR-addition between two or more of the bits in the state. This is mainly used because of how easy it is to construct in hardware [23].

3.4.3 Decryption

Decryption is often performed by reversing the encryption. You need to know the algorithm, preferably through a mathematical representation, to calculate how to obtain the plaintext from the ciphertext. The inverse function of the basic building blocks also needs to be known.

18 3 Cryptography

3.5 Confusion and Diffusion

Two properties that are needed to ensure that a cipher provides security are confusion and diffusion [18]. Confusion refers to making the relationship between ciphertext and key as complex as possible. Diffusion refers to replacing and shuffling the data, to make it impossible to analyze data statistically. This is usually done by performing substitutions and permutations in a simple pattern multiple times. This can easily be done by using an SP-network [21, pp. 74–79]. The first as well as the last step of SP-Networks is usually an XOR between the subkey and the data. A subkey is a key generated from the provided key, and is used to provide systems with more complex encryptions. Performing an XOR between a subkey and data is called whitening, and is according to Stinson [21, p. 75] regarded as a very effective way to prevent encryption/decryption without the key. The goal of this is to make it hard to find the key, even though one has access to multiple plaintext/ciphertext pairs produced with the same key [18].

However, a cipher is not guaranteed to be secure just because it provides these two properties.

3.5.1 S-boxes and P-boxes

The S-box is one of the basic components that is used when creating ciphers. An S-box takes a number of input bits and creates an equal number of output bits. The way they are generated is non-linear. Implementing an S-box can effectively be done using lookup tables, since the function of an S-box is to substitute the input with a different output, which corresponds to the functionality of a lookup table. Each input has to correspond to a unique output, to make sure that the functionality of the S-Box can be uniquely reversed. If it can not be reversed, descrambling will be impossible. [21, pp. 74–75]

The second basic component used in cryptography is the P-box. A P-box shuffles and thereby rearranges the order of given bits. This can be viewed in the SP-network in figure 3.5, where the P-box is represented by the dotted rectangle in the middle.




Figure 3.5: SP-Network

3.6 Secrecy **19**

3.6 Secrecy

Although encryption is important, as well as the strength of the encryption, neither using an algorithm designed for use in just a few applications nor using a secret algorithm is ever a good idea. A simple mistake when designing an algorithm might turn an encryption that would otherwise have been strong, incredibly weak. If you use an open algorithm, faults will most likely be discovered and fixed by experienced cryptographers [16, pp. 23]. Keeping the key, which is used to encrypt the data, secret is what is important.

Common Scrambling Algorithm

The Common Scrambling Algorithm (CSA) is currently the most commonly used encryption algorithm for encryption of video-streams in the DVB context. The CSA uses a combination of a block cipher, taking an input of 64-bit blocks, and a stream cipher. Both of the ciphers use the same key, which means that the entire system uses the same key. This means that the complete algorithm would break if the key would be recovered, as long as the person recovering the key knows what the decryption algorithm looks like. On the other had, using the same key for the whole system allows for easily changing keys at regular intervals. [12, pp. 271–272]

CSA has been the official scrambling method for protecting DVB content since may 1994. CSA was to be easily implemented in hardware and hard to implement in software to, among other reasons, make reverse-engineering of the algorithm difficult [1].

There are two versions of the DVB-CSA, CSA1 and CSA2, where the key-length is the only difference. [1, p. 23]

4.1 The need for a new standard

The DVB-CSA standard offers short-term protection, while it assumes content is viewed in real time and not stored. Due to the development of how content has come to be consumed during recent years, the focus has shifted from transmitting contents to primarily being able to distribute content across homes. As a result of this, functionality needs to be changed from securing the delivery of content, to securing the content. [7]

Another thing to bear in mind is the fact that more CPU-based units, such as smart-phones, tablets and computers are used to access contents now more than ever. In order to allow for descrambling on CPU-based units, a software-friendly scrambling algorithm is required.

4.2 Layout of the CSA

The CSA consists of a block cipher and a stream cipher which are connected in sequence [12, p. 271]. The block cipher reads blocks of data, each consisting of 64-bits, which are run in CBC-mode (see section 3.4.1). The block cipher processes these blocks of data in 56 rounds. The output of the block cipher is sent to the stream cipher, where additional encoding is performed. The first block of data sent from the block cipher to the stream cipher is used as an IV for the stream cipher. It is therefore not encoded the stream cipher. [24]

4.3 Security

One of the problems associated with control word distribution is that control word sharing has become rather common [7]. Control word sharing is primarily done by connecting several set-top boxes into a network in order to share the decrypted control word, and get access to more content. It has probably become more popular since the control words are sent in the clear between the smart card and the STB, meaning that a user might grab the clear control word during transmission and redistribute it over the internet. This has become a financial problem for content distributors, since people have stopped paying for the content that they are watching.

One way of dealing with control word sharing is to decode the encrypted control word on the CI system. The control word is then encrypted once again on the CI before it is transmitted to the STB. The key used for the second encryption is setup between the CI system and the STB through a one time sychronization. This means that users are not able to grab the clear control word and redistribute it. [17, pp. 12–13]

Another security issue that you need to think of when designing the hardware, is to make sure that no contacts are ever accessible from the top layer of the circuit board. This is due to the fact that people would be able to connect hardware to the board and download the material that way, if they were. There also exists a need to be aware of people trying to break the algorithm through forced ways, as well as control word sharing and hardware methods of stealing content.

4.3.1 Breaking the CSA

There are a few standard ways to try to break ciphers. The most common ones are the brute force-, known plaintext-, chosen plaintext- and birthday attacks. You choose what method to use depending on what the design of the cipher is. The 4.3 Security 23

most relevant ones, in the context of the CSA, will be explained in the following subsections. [16, pp. 31-34]

Brute force

The number of unique keys that can be extracted depends solely on the length of the key. The number of combinations corresponds to the largest number, plus one. The formula for the largest possible number obtainable, when working on keys represented as binary numbers, where the key-length is represented by the letter n, can be viewed in equation 4.1. Note that the key-length is given in number of bits.

Largest possible number =
$$2^n - 1$$
 (4.1)

Since the CSA uses keys consisting of 64-bits (8 bytes), this gives us 18.5×10^{18} possible keys. However, *byte* 3 and 7 are often used as parity bytes in CA systems, which leads to only 48 bits being used in the key. This can be seen in figure 4.1. 48 bits on other hand would lead to 2^{48} combinations, which corresponds to 281×10^{12} possible unique keys.

Testing a million keys per second is about what is possible through a modern x86 processor using software methods. This means it would take roughly 3258 days to force break the keys, which translates into roughly 8.8 years. The calculations are done in equation 4.2 through 4.4. [22]

Number of unique keys, for a 48-bit key:

$$2^{48} = 2,8147497 \times 10^{14} \text{ keys} \tag{4.2}$$

By dividing by the number of tested keys per second, the number of seconds to test all the keys will be found:

$$281 \times 10^{12} / 10^6 = 281,4749767 \times 10^6 \text{ seconds}$$
 (4.3)

By substituting seconds with days \times (seconds/day), the number of keys per days is found instead:

$$281,4749767 \times 10^6 / 86400 = 3257, 8 \text{ days}$$
 (4.4)

Moreover, systems need to change the key at least every 120 seconds [20]. Changing the key every second minute would mean that 140 trillion keys would need to be scanned per minute, to cover the most of the keys in the two minutes available before the key is changed. However, most systems issues new keys between every 10th - 120th second, which means that for some systems 28.1 trillion keys need to be scanned per second [25].

It is possible to use dedicated hardware and FPGA implementations to speed up the force breaking methods through hardware acceleration. This could make it possible to scan through 2.8 trillion keys per second, just barely allowing us to be




Figure 4.1: Number of bits in key used.

certain to find the key in two minutes. Even so, the key could be changed more frequenctly than every second minute. As such, the brute force method of is not a reasonable method to obtain the key.

Known plaintext attack

Known plaintext attacks are performed to figure out the key. What is interresting is that this kind of attack only is applicable for symmetric ciphers. That means that the known plaintext attack cannot be used to retrieve the secret key during public-key encryption. The key can then be used to decrypt following ciphertexts. To perform this kind of attack, a known plaintext-ciphertext pair is needed. You can try to find the key if you have the both of them. This is done by identifying ciphertexts known to correspond to zero-filled plaintexts, when trying to break the CSA [22]. Memories are then filled with precalculated keys, which are used to find which key the current plaintext-ciphertext pair corresponds to. This method is supposed to recover a key in roughly 7 seconds with a 97% certainty according to Tews et al. [22].

5

CISSA or CSA3

There are currently two scrambling algorithms being assessed as replacements to the currently used DVB-CSA. A replacement is needed to assure content security for yet another ten years. A part of this thesis has been to compare the two proposed algorithms and decide which one is the most suitable replacement. This chapter is a basic introduction to the two algorithms, and the algorithm implemented in this thesis is presented.

5.1 Replacements

CISSA is meant to be a hardware-friendly as well as software-friendly algorithm designed to allow descrambling to be made on CPU-based units such as computers, smart phones and tablets [5, p. 9].

CSA3 is a hardware-friendly, software-unfriendly scrambling algorithm chosen by the ETSI to replace the currently used CSA [5, pp. 6–7]. Software-unfriendly means that descrambling is designed in such a way that it is highly impractical to perform in software.

Both of the algorithms are to be implemented in hardware for scrambling of data. The difference is that CSA3 is to make it hard to descramble the material using software. Since both of the algorithms are confidential, it is sadly impossible to find out what makes the CSA3 algorithm software-unfriendly, while the CISSA algorithm is software-friendly.

26 5 CISSA or CSA3

5.2 CISSA

CISSA stands for *Common IPTV Software-oriented Scrambling Algorithm* and is designed to be software-friendly. Opposite to the CSA3, CISSA is made to be easily descrambled in software, so that CPU-based systems such as computers and smart-phones can implement it. Although it is software-friendly, it is supposed to able to be implemented efficiently on hardware as well as in software [5, p. 9].

CISSA is to use the AES-128 block cipher in CBC-mode with a 16 byte IV with the value 0x445642544d4350544145534349535341. Each TS packet is to be processed independently of other TS packets, but each block of data in the payload depends on the previous blocks of data in the same payload, except the first block of data, which depends on the IV. Both the header and adaptation field are to be left unscrambled. [5, p. 11]

5.2.1 Software friendly

An FPGA implementation of the CISSA algorithm is implementable, due to the fact that the scrambling of the content is supposed to be made in hardware, even though the descrambling is supposed to be made either in hardware or software.

While having a scrambling algorithm designed to enable viewing on CPU-based units opens up the market for more users, it might increase the risk for algorithm theft. Since reverse-engineering is possible for software implementations, one might find the algorithm for descrambling, as well as scrambling through inversion of the algorithm. Knowing the algorithm enables cryptoanalysists to search for weaknesses in the algorithm, with the purpose of breaking it.

"A cryptosystem should be secure even if everything about the system, except the key, is public knowledge." according to Kerckhoffs's Principle. This means that the only result of having a descrambling method suited for hardware as well as software implementation should possibly only result in some free implementations showing up. But it being implemented in software should not lead to any problem.

5.3 CSA3

The CSA3 scrambling algorithm is based on a combination of an Advanced Encryption Standard (AES) block cipher using a 128-bit key, which is called the AES-128, and a confidential block cipher called the XRC [5, p. 8]. XRC stands for eXtended emulation Resistant Cipher and is a confidential cipher used in DVB [5, p. 8].

5.3.1 Hardware friendly

The CSA3 is designed to be hardware-friendly, meaning that descrambling through software methods is supposed to be next to impossible. Using a software-hostile

descrambling algorithm means that reverse-engineering and algorithm theft becomes hard, if even possible. Even though it would decrease the probability of content theft, it closes the door to expansion onto the CPU-based units market, which is becoming larger and larger.

5.4 Selection of the algorithm

CSA3 implements the AES-128 cipher for scrambling, combined with a confidential cipher, called the XRC cipher. CISSA does not on the other hand contain any confidential cipher. CISSA uses the AES-128 cipher in CBC-mode with a static IV [5].

CISSA sounds like a great idea, since it would allow CPU-based units to descramble data streams without using a dedicated HW-Chip. Regardless of which cipher is the best, or will prove to become the next standard, both of them use AES-128 as a building block. Therefore, starting out with an AES-128 chiper provided for a basis to continue developing the scrambler towards either CISSA or CSA3 on a later stage. The algorithm that was finally chosen was the CISSA algorithm due to three reasons. Firstly, software descrambling seems to be the future of content protection. Secondly, CISSA was a free and open algorithm. Finally, AES-128 in CBC mode (which is basically CISSA) is needed in order to use CI+ [13, p. 15].

Advanced Encryption Standard

Both CSA3 and CISSA use the block cipher called AES, which will be explained in this chapter. The standard was determined by NIST in November 2001. AES is a symmetric block cipher which uses itself of key lengths of either 128, 192 or 256 bits. It is based on an SP-network which is fast in both hardware and software.

6.1 Introduction

The Rijndael cipher, which is used in AES, has key-sizes of at least 128 bits. The block length is 128 bits. It uses 8 to 8 bit S-boxes and a encryption is made with a minimum of 10 rounds of repetition [21, p. 79]. A round can corresponds to one iteration of a certain part of the algorithm, and uses a subkey to the provided key. The keys used in the rounds are called round keys. It is a symmetric-key algorithm with a fixed block size of 128 bits, where the key-size can vary between 128, 192 or 256 bits. The number of cycles needed to convert the plaintext into ciphertext depends on the size of the key. The 128-bit key requires 10 cycles of repetitions (rounds). The 192-bit key requires 12 rounds and the 256-bit key requires 14 rounds. [21, p. 103]

6.2 Method

The AES consists of a number of steps that are repeated for each block to be encoded. All of the steps are explained later in this chapter. The steps to be performed are, according to Stinson [21]:

Set-up steps

- 1. KeyExpansion Produce round keys.
- 2. InitialRound Combine each byte of the state with a byte of round key.

Steps performed during the rounds

- 1. SubBytes Each byte is *substituted* using the Rijndael's S-box.
- 2. ShiftRows The rows of the state matrix are permutated.
- MixColums The columns of the state matrix are multiplicated with a matrix.
- 4. AddRoundKey The state matrix is once again combined with round-keys.

In the final round everything except the MixColumns step are performed. Meaning that SubBytes, ShiftRows and AddRoundKey are performed.

The ciphertext is then defined as the state-matrix [21, p. 103]. As mentioned in section 3.5 (Confusion and Diffusion), both confusion and diffusion are nescessary to ensure a secure encryption. They can be seen in the SubBytes and ShiftRows steps above. These steps also performs whitening, which strengthens the cipher. Whitening is, as mentioned in 3.5, performed through an XOR between the roundkey and the data.

The KeyExpansion is explained in section 6.3.

Before anything can be done, the data needs to be put into a state-matrix, which can be seen in figure 6.1.

$$\begin{bmatrix} a_{1,1} & a_{1,2} & a_{1,3} & a_{1,4} \\ a_{2,1} & a_{2,2} & a_{2,3} & a_{2,4} \\ a_{3,1} & a_{3,2} & a_{3,3} & a_{3,4} \\ a_{4,1} & a_{4,2} & a_{4,3} & a_{4,4} \end{bmatrix}$$

$$(6.1)$$

Figure 6.1: State-Matrix

6.2.1 InitialRound

This is an initial AddRoundKey which is explained in section 6.2.5.

6.2.2 SubBytes

In the SubBytes step, each byte is sent to a Rijndael S-box (which is basically a lookup table, see figure A.1 in appendix A) where they are substituted in a non-linear fashion. This gives us a substituted state matrix.

6.2.3 ShiftRows

The next step is called the ShiftRows step, which left-shifts the rows n-1 steps where n is the index of the row. This means that the first row is left as it is, the

second row is shifted one step, the third row is shifted two steps, and the fourth row is shifted three steps. The data is shifted cyclically, meaning that data which is shifted out of the left side of the state-matrix is shifted back in from the right side.

6.2.4 MixColumns

All of the multiplications performed in the MixColumns steps are take place in the Galois Field, which is why a lot of it might seem illogical at first.

In the MixColumns step, the four bytes of each row are combined through a matrix multiplication. The MixColumns function takes four bytes as input and multiplies them with a fixed matrix (figure A.3 in appendix A). While this might seem simple to do, it actually is not. The multiplication makes sure that each input byte affect all output bytes. [11]

The matrix is multiplicated with the vector from the left, (4x4*4x1 = 4x4*4x1 = 4x1) where the vector is a column from the state-matrix. Multiplication with 1 means that the value is left untouched. Multiplication by 2 means left shift, then an XOR with 0x1B if the shifted value exceeds 0xFF. Multiplication with 3 is done in the same way as a multiplication with 2, except that the result after the shift and conditional XOR are then XOR:ed with the input value of the multiplication. All of the resulting values are then XOR:ed, leaving us with the result. All additions are replaced with XOR, since the calculations take place in the Galois Field $(GF(2^8))$.

6.2.5 AddRoundKey

Each of the 16 bytes of the state are combined with a byte from the round key using a bitwise XOR. They are then combined to a state matrix (Figure A.2 in Appendix A) containing 4x4 bytes.

6.3 KeyExpansion

To generate round keys from the provided key, the Rijndael's key schedule is used. The schedule consists of a couple of loops and a key- schedule core. The schedule core is the part that branches out if c modulo 16 is zero. The flowchart explaining the entire KeyExpansion can be viewed in Figure B.2 in Appendix B. To change the key schedule to fit a key size of 192 bits, you simply change the value that c is compared to in the first branch in the flowchart from 176 to 206.

This is done since AES requires a separate 128-bit (16-byte) round key for each round, plus one extra key for the initialization which means that the AES-128 requires 176 bytes, since AES-128 consists of 10 rounds.

6.3.1 Key-schedule core

The key-schedule core takes an input of 4 bytes (32 bits) which it then rotates 1 byte (8 bits) to the left. Let us say that our key is AB CD EF 01. This would

give us the key *CD EF 01 AB* after the rotation. This operation is also called the RotWord- operation [21, p. 107]. The next step is to apply Rijndael's S-box to each of these bytes, giving us 4 new bytes. The bytes AB CD EF 01 would give us 62 BD DF 7C, when substituted according to the Rijndael S-box (Figure A.1 in Appendix A).

The left-most byte is then XOR:ed with a value from the Rcon function depending on what round you are currently processing. You can read more about the Rcon function in section 6.3.3.

6.3.2 Rijndael's S-Box

Rijndael's S-box takes an input byte which it transforms according to a LUT (Figure A.1 in Appendix A). Where the most significant nibble is located on the Y axis, and the least significant nibble is located on the X axis of the table. Given the input 0x31, the output 0xC7 would be received from the Rijndael's S-box.

6.3.3 Rcon

The value input into the Rcon function depends on what round you are currently at. Which means that you would choose Rcon(1) for the first round, Rcon(2) for the second round, and so on. The values in the Rcon array are calculated mathematically, but might as well be accessed from a vector, such as the one found in Figure A.4 in Appendix A.

The steps to be performed in the Rcon function are illustrated in a flowchard and can be viewed in figure B.1 in appendix B.

If the input value is 0, the output value is 0, otherwise the following steps are performed [15] This can also be replaced by an S-box where you input your byte, and get another back, since the input byte is just used as a counter that decides how many times you perform steps 2 through 6

- 1. Set a variable c to 0x01.
- 2. If the input-value does not equal 1, set variable b to c & 0x80. Otherwise, go to 7.
- 3. Left shift c one step.
- 4. If b is equal to 0x80 proceed to 5, otherwise go to 6.
- 5. Store the result of a bitwise XOR between c and 0x1B in c.
- 6. Decrease the input value by one, then go back to 2.
- 7. The output is set to c.

7

Implementation

This design is hierarchical. The top layer is an AES128 block in CBC-mode. It takes an input TS-packet, selects data from it which it scrambles and outputs the data in the form of a TS-packet once again.

The scrambler (Figure 7.1) consists of two entities. An entity which is called the CBC-entity, which deals with the scrambling of the received data. The other entity is a data-manager. The manager deals with reading data from the interface towards the rest of the FPGA as well as sending data-bits to the CBC-entity at the correct time. It also tells the CBC-entity how to handle the data, since different tasks are to be done depending on if the data is the first data packet sent or not.




Figure 7.1: Scrambler-block.

7.1 Manager entity

The manager (Figure 7.2) consists of a FIFO (First in, First out), an FSM (Final State Machine) and a couple of registers. The FIFO is needed since the data sent to the scrambler from the FPGA is sent in bursts. The FIFO therefore writes the data bursts into a m emory, from which it later reads, processes and sends the data to the CBC-entity. The data written to the FIFO is written in packets of 32 bits, but are read 8 bits at the time. The manager looks through the data packets to see if there is an adaptation field or not, since that changes the way that the data is handled. The payload is written to the first set of registers as the data is found, and then sent to the next set of registers. This is done to allow the manager to deal with two sets of data in parallell. However, only one packet is scrambled at any given time. When the packet is ready to be sent, a flag is set and the data is sent to the CBC-entity. The output of the registers is the input of the CBC-entity, which can be seen in figure 7.1.




Figure 7.2: Manager-block.

7.2 CBC entity

The CBC-entity (Figure 7.3) consists of three small entities. An XOR, a multiplexer and a cipher-entity. The multiplexer is needed since the first plaintext should be sent to the XOR together with an IV. For the rest of the plaintexts contained within the same TS packet, the output ciphertext should be used instead of the IV. There is only going to be one AES128 cipher in the CBC-entity in order to save hardware. It will be run in sequence instead of in parallell, even though it might reduce the maximal speed of the circuit. CBC is explained in section 3.4.1.

35




Figure 7.3: CBC-block.

7.3 Cipher entity

The AES128 cipher-entity (Figure 7.4) consists of 4 components. The data2state entity, which transforms the array into a matrix of data. A keyexpansion entity, which takes an input of a key, and generates an extended key as an output. An entity, which was named rounds, that deals with the encryption of the 16 byte data blocks. And finally a state2data entity, which transforms the data- matrix into an array once again. The cipher entity itself keeps track of timing mainly between the keyexpansion and the round entity. It uses an FSM to make sure that the round entity is provided with the correct roundkey at the right time, and data is output when it is scrambled. What can not be seen in figure 7.4 is that the keyexpansion entity also sends an enable signal, that tells the cipher entity that the expanded key is complete.




Figure 7.4: Cipher-block.

7.4 Keyexpansion entity

The keyexpansion-entity (Figure 7.5) is divided into three keyblock entities. The first keyblock entity decides what four bytes of the expanded key are to be expanded. The first time, the bytes are selected from the provided key, but after the first key has been expanded, the data bits are chosen from the newly expanded key. The second keyblock entity (Figure 7.6) contains the keycore, which is only performed on every fourth set of four bytes, and a demux entity. The third keyblock entity performs an XOR between either the first or second keyblock depending on if the keycore was supposed to be run and the key. It also increments the internal counter, which is used as an index when accessing and generating the 4 byte blocks of data.

The FSM seen in figure 7.5 keeps track of when the key generation is done, and produces a lock signal at that time. The lock signal is used by keyblock3 to produce the done signal, that is passed to other entities. The FSM also keeps track of when a new key is received, and forces a reset of keyblock2 and keyblock3, since they are not entirely combinatorial. The internal reset signal, reset_i, forces a reset of keyblock2 and keyblock3.

7.4.1 Keycore entity

The keycore entity consists of four entities. Rotword, Sbox, Rcon and a counter. The counter is used to get the correct output from the Rcon entity, and the index is only used in the keycore, and is thus best suited to be placed inside the keycore entity. Rotword rotates the bytes of the input one step to the left through a simple left shift. The Sbox replaces the input bytes according to the Rijndael




Figure 7.5: Keyexpansion-block.




Figure 7.6: Keyblock2-block.

Sbox, through a LUT. The Rcon entity both collects the correct rcon value from a precalculated vector, as well as inputs it into an xor together with the input.

7.5 Round entity

The round-entity (Figure 7.7) consists of four entities, which are called Subbytes, shiftrows, mixcolumns and addroundkey. Addroundkey is a special XOR, which changes input depending on what round is being processed. Subbytes is an Rijndael Sbox which takes an input 16-byte state, substitutes it and outputs another 16-byte state. Shiftrows shifts the rows of the second, third and fourth row of the state. Last, but not least, is the mixcolumns entity. It consists of 16 mulblock entities. The input state of mixcolumns is split into columns, and each column is sent to a mulblock entity, which multiplies the inputs with 1, 2 or 3, then performs a bitwise XOR on them and outputs the result of the XOR. The function of the mixcolumns block is a complex matrix multiplication.




Figure 7.7: Round-block.

7.5.1 Addroundkey entity

Addroundkey is an entity which takes different inputs depending on what round is currently being dealt with. On the first round, Addroundkey takes the input to the round entity. On the last round, it takes the output from the ShiftRows entity. The input to addroundkey is the output from MixColumns the rest of the time.

7.5 Round entity 39

7.5.2 The mulblock entity

The mulblock entity is the multiplication used by the MixColumns entity. It consists of one mul3 entity and one mul2 entity, which performs a special kind of hardware multiplication of three, and two, on the input. It also takes two inputs which it does not process, those are the values multiplied by one. The four results are then XOR:ed with eachother, and returned to the mixcolumns entity. The result is then input into the correct index in the matrix.

Mul3 means multiplication with 3, and mul2 means multiplication with 2. A multiplication with 2 is a left-shift, followed by an XOR with the fix value 0x1B if the shifted value exceeds 0xFF. A multiplication with 3 is the same as a multiplication with 2, followed by an XOR with the input value. The choice of using an XOR instead of additions, and the XOR with 0x1B are explained in section 6.2.4.

8

Result

The focus of this thesis has been to minimize the amount of hardware usage, while trying to meet the timing constraints provided from the rest of the circuit. Reaching a throughput of 1 Gbit/s was sufficient for the current design.

The implemented circuit was a scrambler, which can be found in the head-end of DVB systems. An analysis of two algorithms was done, and the AES128 algorithm, in CBC-mode, was chosen. It corresponds to the CISSA algorithm, which is designed to be software-friendly.

AES128 processes 16 bytes of data in 11 clock pulses with a clock frequency of 94MHz, which would correspond roughly to a throughput of 1.16 Gbits/s. The frequency of the design is further discussed in section 8.3.2. The scrambler needs to process the key first, before being able to scramble data. A keyexpansion takes roughly 45 clock pulses, and is only performed when a new key is sent, which is very seldom. The scrambler then deals with 16 bytes of data on 13 clock pulses, but outputs 1 byte of data per clock cycle. This is done so that one byte of data from the scrambled package is read into a register on every clock pulse. When four bytes are collected the 32-bit output is sent out. 32-bits are processed at a time, since the data-bus is a 32-bit bus.

8.1 Problems

The main problems encoutered were:

- Not possible to get the license for CSA3.
- Small interrest in CSA3 from customers.

42 8 Result

- Next to no documentation of the CISSA algorithm.
- Hard finding reliable test vectors.
- Merging.
- Timing.

License and interrest of the CSA3

When the Thesis was first started, the idea was that the CSA3 algorithm was to be implemented. However, licensing problems, and the fact that AES-128 in CBC-mode seemed like a better idea, led to a rework of the project. Also, the interrest in CSA3 from potential customers was small, while the interrest in AES128 in CBC-mode was great.

Documentation of CISSA

The only mention of the CISSA algorithm found in official documents has been found in ETSI TS [5]. What can be found from this documentation is that CISSA uses the AES128 cipher in CBC-mode encyption, with a static IV. While this has been sufficient to implement the algorithm, more documentation would have been good.

Test vectors

Finding test vectors for the different blocks of the scrambler has been hard. It has been possible to find a number of them through the ETSI documentation though, which has been used to determine the functionality of the blocks.

Merging and timing

Merging has required more focus than expected, probably since this design was a bottoms-up design, instead of the more common top-down design. This project was done by implementing low level entities first, that were to be used in higher hierarchies. Doing this caused some problems when merging entities into higher level blocks, since some signals, needed to be produced. This was not a huge problem, and only occurred on a few instances, but were rather troublesome at those times.

The pro of this method has been that it produced results quickly. The con is that a large portion of the time has been spent on going back to entities that were already functional, and reworking them by adding signals, and finding the right timing conditions to make sure that they provided nescessary information for entities higher up in the hierarchy.

Since the plan was to optimize this implementation to just meet the demands on speed, while trying to minimize the amount of hardware needed, timing was introduced into a few circuits that could have otherwise been completely combinatorial. This has, as expected, introduced quite a bunch of timing-issues. All of them appear to be gone now. It is however hard to know, without performing more exhaustive testing of the system.

8.2 Hardware 43




Figure 8.1: The top entity

The solution described in this thesis includes the entire hardware usage, which includes the interface towards the FPGA, which is one of the reasons why it might appear large, when compared to other implementations.

8.2 Hardware

The top entity can be viewed in Figure 8.1, and figures of the rest of the entities are placed near the explanation of the entities in the following sections.

8.2.1 Hardware usage

The circuit that was first implemented has during the course of the project been optimized in a couple of ways it was synthesized. It has either been optimized to minimize hardware usage, or maximize the speed of the circuit. A total of six synthesises were run. A table displaying the differences of the results can be viewed in figure 8.2. Most focus has been put on minimizing the amount of registers. This has been done by adding control signals, that decrease the need to store values in registers. The most significant optimizations are discussed in this section.

Optimizations

The most significant optimization that was performed was an optimization of keyblock3. Keyblock3 is located in the keyexpansion entity which is explained in section 7.4 and can be seen in Figure 7.5. That entity used a lot of the provided resources. It was noticed that the circuit waited for the expanded key to become

44 8 Result

completely filled before updating the output at one point. The expanded key was stored in a vector located in keyblock3 while it was being updated. However, the expanded key used by other entities was not updated until the entire expanded key located in keyblock 3 was completely filled. Rewriting the code decreased the amount of registers by 176 8-bit registers, which could be removed by adding an enable signal. The enable signal tells the other entities when the expanded key is ready for usage.

The third synthesis was performed on each block seperately, to find out where further optimization would yield the biggest improvement. The hardware usage can be viewed in Table 8.1.

Entity	Slice LUTs out of 63288	Slice Registers out of 126576
scrambler	5167	2817
⊳manager	858	699
⊳cbc	4321	2127
⊳cipher	4229	1994
⊳keyexpansion	2914	1601
⊳keyblock1	689	0
⊳keyblock2	208	9
⊳demux	32	0
⊳keycore	183	9
<i>⊳ctr</i>	14	9
rotw	0	0
⊳sbox	128	0
⊳rcon	40	0
⊳keyblock3	1854	1365
⊳data2state	0	0
⊳round	1535	272
⊳subbytes	512	0
⊳shiftrows	0	0
>mixcolumns	176	0
⊳addkey	128	0
⊳state2data	1	2

Table 8.1: Hardware usage of entities from synthesis number 3.

The final place and route yielded the following results:

```
Number of Slice Registers: 2,805 out of 126,576 2% Number of Slice LUTs: 4,930 out of 63,288 7%
```

Comparison of synthesis results

The most interresting numbers from the synthesizes are the number of LUTs used, number of ROMs (Read-only Memories) and number of Flip-Flops. However, only one ROM has been implemented in this design, which was present in all synthesizes, which is why it will not be included in the comparison.

	Second	Third	Fourth	Fifth	Final
LUTs	5121	5167	5167	5167	5167
Registers	4537	2945	2817	2817	2818

Table 8.2: Synthesis results

There is a difference of one register between the fifth and sixth synthesis reports. That register is most likely a residue after an attempt to reduce the critical path, and can be disregarded.

8.3 Further development

There are, an amount of optimization that could be performed on the circuit. They consist of optimization of code, as well as some deeper research into how to rewrite VHDL code to turn the registers in this implementation into RAMs, ROMs or LUTs. By rewriting the code into those entities instead of the currently implementation, which consists of a network of multiplexers, would be a reduction in the critical path as well as a reduction in the number of used slices.

8.3.1 Rijndael's S-Box

The Rijndael S-box implemented in this design does not synthesize into a ROM, which it should be able to do. Other than a ROM, it should also be able to be synthesized into a couple of LUT6. It has not been possible to find out why the code was implemented into registers instead of more efficient solutions.

Both registers and ROMs are viable implementations for the S-box. However, for area minimization a ROM might be more favourable, while the registers, being clocked, help reduce the critical path of the signals.

8.3.2 Critical Path

To increase the maximum frequency of the circuit, the critical path needs to be decreased. This is done by adding FFs in the middle of the critical path. This will be hard to solve, due to the complexity of the keyexpansion, and would increase the amount of hardware as well as the complexity of the circuit if FFs were to be added.

The decision whether to reduce the critical path or not is a hard decision due to the amount of hardware that might need to be added to increase the frequency. However, since LUTs and FFs are located on same slice, it is not sure whether the design would use more slices or not. A slice is a section of the FPGA, which consists of some basic logic.

46 8 Result



Figure 8.2: Test vector 1




Figure 8.3: Test vector 2

8.4 Tests

All of the entities in the design have been simulated and evaluated seperately before being merged and tested together, to make sure that they have the desired functionality both seperately and when combined together. The simulations of the seperate blocks are trivial, and therefore not included in the report.

Figure 8.2 through 8.4 are tests performed on the complete AES128 block, before CBC-mode. In the figures, in_key is the input key to be extended and used, and datapacket is one packet from a TS. Test vector 1 and 2 are taken from NIST [15], while test vector 3 is generated using webpage [8].

Test vector 1 (Figure 8.2)

Input key: 2b 7e 15 16 28 ae d2 a6 ab f7 15 88 09 cf 4f 3c Plaintext: 32 43 f6 a8 88 5a 30 8d 31 31 98 a2 e0 37 07 34 Ciphertext: 39 25 84 1d 02 dc 09 fb dc 11 85 97 19 6a 0b 32

Test vector 2 (Figure 8.3)

Input key: 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f Plaintext: 00 11 22 33 44 55 66 77 88 99 aa bb cc dd ee ff Ciphertext: 69 c4 e0 d8 6a 7b 04 30 d8 cd b7 80 70 b4 c5 5a

Test vector 3 (Figure 8.4)

Input key: 10 20 30 40 50 60 70 80 90 a0 b0 c0 d0 e0 f0 bb Plaintext: 00 11 22 33 44 55 66 77 88 99 aa bb cc dd ee ff Ciphertext: bf 99 1f aa 8b 0f e6 48 36 46 a0 2d 33 9e de a5




Figure 8.4: Test vector 3

8.5 Comparison to other implementations

Since there exist more implementations of the AES128 algorithm, a comparison between the implementations is interresting. To be noted is that this implementation has been focusing on minimizing the hardware usage, while achieving a throughput of atleast 1 Gbit/s. Since it is possible to achieve an entirely combinatorial AES128 scrambler, as well as a pipelined version, the focus has been to try to find an implementation as similar as this one as possible to compare the results.

Note that this implementation has got a couple of entities, that are usually not present in scramblers. They are there in order to allow insertion of the implementation into the FPGA used by WISI.

The design implemented in this thesis scrambles a block of 16 bytes of data in 13 clock pulses. It uses 4930 LUTs, occupies 1727 slices and can be run at a maximum frequency of 94 MHz. The circuit is implemented on a Xilinx Spartan-6. This can be compared to the Fast AES XTS/CBC implementation (Helion) made by Xilinx. It uses 1041 slices and 4047 LUTs with a maximum frequency of 130 MHz. [26]

The implementation by Xilinx uses custom FPGA optimization techniques through hand crafted macros. A comparison between the two implementations can be found in table 8.3. When these two implementations are compared, the most important difference is the frequency at which the two circuits can be run. The amount of slices that are used does in fact not mean much, since a slice is said to be used even if just a small part is used in the circuit. If only one LUT in a slice is used, the slice is still considered used.

The percentage row in table 8.3 indicates how many more percent LUTs and slices that are used in this implementation compared to the Xilinx implementation. However, the frequency shows how much higher the frequency of the Xilinx implementation is.

	Slices	LUTs	Frequency(MHz)
Current	1727	4930	94
Xilinx	1041	4047	130
Percentage	65%	21.8%	27.7%

Table 8.3: Comparison between implementations.

8.6 Discussion

One of the first things noticed during this thesis was that industrial secrecy can put a quick halt to projects. A license had to be written and approved by ETSI before WISI Norden was allowed information about the specifications of one of the algorithms that were supposed to be analyzed. Due to restrictions, this could

48 8 Result

not be done, meaning that this specific analyzis came to a halt before it even started. This led to the comparison between a software- and hardware-friendly algorithm becoming impossible to do.

While WISI Norden and ETSI were discussing the license, specifics about the CSA3 and CISSa algorithms were investigated, since those were the ones to be analyzed. From the little information available about the CSA3, only the names of the two ciphers were possible to find. Since one of the two ciphers in the CSA3 algorithm corresponded to one of the ciphers in the CISSA algorithm, this cipher was examined as much as possible. This was the AES128 cipher.

Both the key generation and the functionality of the entities in AES-128 algorithm could be found in litterature, since the AES encryption is a public algorithm. From what could be found out about the CISSA algorithm, through an official ETSI journal, it seemed to just use the AES-128 algorithm, but in a certain mode, with a specific Initialization Vector.

8.7 Conclusions

An analysis of two algorithms proposed to replace the current standard scrambling algorithm CSA has been done. This has been done through a study of litterature and documents defining the algorithms. The system was built using a bottom-up design, after finding basic information about the components of the algorithm.

As explained in chapter 5, the lack of information available about the two algorithms made an analysis of what made one of them hardware friendly and the other software friendly impossible. However, CSI+ requires the scrambling to be done using the AES128 algorithm in CBC-mode, and therefore CISSA was chosen to be implemented.

As mentioned in chapter 8.2.1, optimization of the circuit has been mainly done by minimizing the usage of registers. This has been done by increasing the amount of signals. Most decisions were made through analysis of simulations and synthesis reports.

The biggest difficulties encountered during this thesis has been finding proper documentation. Moreover, as mentioned in 8.1, merging has taken more time and focus than was planned for.

List of Figures

The DVB setup	6
CI+ interface. [13, p. 10]	9
General layout of a data packet	2
PES packet derived from TS packets. The packet in the top is a PES	
	5
	6
	7
	8
Number of bits in key used	24
State-Matrix	30
Scrambler-block	33
Manager-block	34
CBC-block	35
	36
Keyexpansion-block	37
Keyblock2-block	37
Round-block	38
The top entity	13
Test vector 1	16
Test vector 2	16
	16
Rijndael S-box	58
State-Matrix	58
	58
The Rcon function represented as a vector	59
	62
Flowchart of the key schedule	63
	CI+ interface. [13, p. 10] General layout of a data packet PES packet derived from TS packets. The packet in the top is a PES packet and the packets in the bottom are TS packets. Different kinds of ciphers. [10] Cipher block chaining mode, [9] SP-Network Number of bits in key used. State-Matrix Scrambler-block. Manager-block. GBC-block. Cipher-block. Keyexpansion-block. Keyexpansion-block. Keyexpansion-block. The top entity Test vector 1 Test vector 2 Test vector 3 Rijndael S-box. State-Matrix. Signdael MixColumns equation. The Rcon function represented as a vector.

Bibliography

- [1] DVB Scene. Delivering the digital standard not so sure about the title. *DVB Scene*, September 2013. URL http://www.dvb.org/resources/public/scene/DVB-SCENE42.pdf. Accessed: 10 Feb 2014. Cited on page 21.
- [2] ETSI. Digital video broadcasting (dvb); support for use of scrambling and conditional access (ca) withing digital video broadcasting systems. ETR 289, October 1996. URL http://www.etsi.org/deliver/etsi_etr/200_299/289/01_60/etr_289e01p.pdf. Accessed: 21 Feb 2014. Cited on page 14.
- [3] ETSI TS. Digital video broadcasting (dvb); head-end implementation of dvb simulcrypt. *ETSI TS 103 197*, 10 2008. Accessed: 13 Feb 2014. Cited on page 8.
- [4] ETSI TS. Digital video broadcasting (dvb); specification for the use of video and audio coding in broadcasting applications based on the mpeg-2 transport stream. ETSI TS 101 154, 9 2009. URL http://www.etsi.org/deliver/etsi_ts/101100_101199/101154/01.09.01_60/ts_101154v010901p.pdf. Accessed: 6 March 2014. Cited on page 13.
- [5] ETSI TS. Digital video broadcasting (dvb). ETSI TS 103 127, 05 2013. URL http://www.etsi.org/deliver/etsi_ts/103100_ 103199/103127/01.01.01_60/ts_103127v010101p.pdf. Accessed: 10 Feb 2014. Cited on pages 2, 12, 13, 14, 25, 26, 27, and 42.
- [6] European Standard. Common interface specification for conditional access and other digital video broadcasting decoder applications. *EN 50221*, February 1997. URL http://www.dvb.org/resources/public/standards/En50221.V1.pdf. Accessed: 4 March 2014. Cited on page 8.
- [7] Farncombe Consulting Group. Towards a replacement for the dvb common scrambling algorithm. Farncombe White Paper, October 2009.

52 Bibliography

- URL http://farncombe.eu/whitepapers/FTLCAWhitePaperTwo.pdf. Accessed: 28 jan 2014. Cited on pages 21 and 22.
- [8] Generator, 2014, 5. URL http://aes.online-domain-tools.com/. Accessed: 25 Mar 2014. Cited on page 46.
- [9] http://upload.wikimedia.org/wikipedia/commons/thumb/8/80/CBC_encryption.svg/20 CBC_encryption.svg.png. Cbc encryption, 2014. URL http://upload.wikimedia.org/wikipedia/commons/thumb/8/80/CBC_encryption.svg/2000px-CBC_encryption.svg.png. Accessed: 7 Feb 2014. Cited on pages 17 and 49.
- [10] http://upload.wikimedia.org/wikipedia/en/thumb/8/85/Cipher-taxonomy.svg/500px Cipher-taxonomy.svg.png. Cipher-taxanomy, 2014. URL http://upload.wikimedia.org/wikipedia/en/thumb/8/85/Cipher-taxonomy.svg/500px-Cipher-taxonomy.svg.png. Accessed: 5 Feb 2014. Cited on pages 16 and 49.
- [11] http://www.angelfire.com/biz7/atleast/mix_columns.pdf. Mixcolumns step for aes. *Empty*, January 2014. URL http://www.angelfire.com/biz7/atleast/mix_columns.pdf. Accessed: 28 jan 2014. Cited on page 31.
- [12] Wei Li. Security analysis of dvb common scrambling algorithm. In Data, Privacy, and E-Commerce, 2007. ISDPE 2007. The First International Symposium on, pages 271–273. IEEE, IEEE Xplore, 2007. URL http://ieeexplore.ieee.org.lt.ltag.bibl.liu.se/stamp/stamp.jsp?tp=&arnumber=4402690. Accessed: 12 Feb 2014. Cited on pages 21 and 22.
- [13] CI Plus LLP. Ci plus overview. Common Interface Plus, November 2011. URL http://www.ci-plus.com/data/ci-plus_overview_v2011-11-11.pdf. Accessed: 4 March 2014. Cited on pages 8, 9, 27, and 49.
- [14] CI Plus LLP. Ci plus specification. CI Plus Specification v1.3.1, September 2011. URL http://www.ci-plus.com/data/ci-plus_specification_v1.3.1.pdf. Cited on page 8.
- [15] NIST. Specification for the advanced encryption standard (aes), November 2001. URL http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf. Accessed: 17 Feb 2014. Cited on pages 32 and 46.
- [16] Bruce Schneier and Niels Fergusson. *Practical Cryptography*. Wiley Publishing, Inc., first edition, 2003. Cited on pages 11, 14, 15, 16, 19, and 23.
- [17] G.J. Schrijen. Use case: Control word protection, May 2011. URL http://www.hisinitiative.org/_lib/img/Intrinsic-ID_CWProtection_May_25.pdf. Accessed: 18 Feb, 2014. Cited on page 22.
- [18] C. E. Shannon. Communication theory of secrecy systems*. Bell System

Bibliography 53

Technical Journal, 28(4), 1949. ISSN 1538-7305. doi: 10.1002/j.1538-7305. 1949.tb00928.x. URL http://dx.doi.org/10.1002/j.1538-7305. 1949.tb00928.x. Accessed: 28 Jan 2014. Cited on page 18.

- [19] Gustavus J. Simmons. *Contemporary Cryptology*. IEEE Press, 1992. Cited on pages 15 and 17.
- [20] Leonie Simpson, Matt Henricksen, and Wun-She Yap. Improved cryptanalysis of the common scrambling algorithm stream cipher. In *Informa*tion Security and Privacy, pages 108–121. Springer, 2009. URL http:// eprints.qut.edu.au/27578/1/c27578.pdf. Accessed: 12 Feb 2014. Cited on page 23.
- [21] Douglas R. Stinson. *Cryptography: Theory and practice*. Chapman & Hall / CRC, third edition, 2006. Cited on pages 17, 18, 29, 30, and 32.
- [22] Erik Tews, Julian Wälde, and Michael Weiner. Breaking dvb-csa. In Research in Cryptology, pages 45–61. Springer, 2012. URL http://link.springer.com.lt.ltag.bibl.liu.se/chapter/10.1007%2F978-3-642-34159-5_4#page-14. Accessed: 3 Feb 2014. Cited on pages 23 and 24.
- [23] Serge Vaudenay, Willi Meier, Simon Fischer, et al. Analysis of lightweight stream ciphers. École Polytechnique Fédérale De Lausanne, 2008. URL http://biblion.epfl.ch/EPFL/theses/2008/4040/EPFL_TH4040.pdf. Accessed: 3 Feb 2014. Cited on page 17.
- [24] Ralf-Philipp Weinmann and Kai Wirt. Analysis of the dvb common scrambling algorithm. In *Communications and Multimedia Security*, pages 195–207. Springer, October 2006. URL http://sec.cs.kent.ac.uk/cms2004/Program/CMS2004final/p5al.pdf. Accessed: 31 Jan 2014. Cited on page 22.
- [25] Kai Wirt. Fault attack on the dvb common scrambling algorithm, 2004. URL https://eprint.iacr.org/2004/289.pdf. Accessed: 13 Feb 2014. Cited on page 23.
- [26] Xilinx. Fast aes xts/cbc (helion), December 2007. URL http://www.xilinx.com/products/intellectual-property/Fast_AES_XTS_CBC.htm. Accessed 3 June 2014. Cited on page 47.

Appendices



Matrixes

This appendix contains a selection of vectors and matrixes used in the thesis. The contents found in this appendix take too much space, and are not relevant enough to be inserted into the chapters of the thesis.

All of the matrixes are defined as they are written here, and do not differ.

58 A Matrixes

Nibble	00	01	02	03	04	05	06	07	08	09	0A	0B	0 <i>C</i>	0D	0E	0F
00	63	7 <i>C</i>	77	7 <i>B</i>	F2	6 <i>B</i>	6F	C5	30	01	67	2 <i>B</i>	FE	D7	AB	76
10	CA	82	<i>C</i> 9	7D	FA	59	47	F0	AD	D4	A2	AF	9 <i>C</i>	A4	72	C0
20	<i>B</i> 7	FD	93	26	36	3 <i>F</i>	F7	CC	34	A5	E5	F1	71	D8	31	15
30	04	<i>C</i> 7	23	<i>C</i> 3	18	96	05	9 <i>A</i>	07	12	80	E2	EB	27	<i>B</i> 2	75
40	09	83	2 <i>C</i>	1 <i>A</i>	1 <i>B</i>	6 <i>E</i>	5 <i>A</i>	A0	52	3B	D6	В3	29	E3	2 <i>F</i>	84
50	53	D1	00	ED	20	FC	B1	5 <i>B</i>	6 <i>A</i>	CB	BE	39	4A	4C	58	CF
60	D0	EF	AA	FB	43	4D	33	85	45	F9	02	7 <i>F</i>	50	3 <i>C</i>	9 <i>F</i>	A8
70	51	A3	40	8F	92	9D	38	F5	BC	<i>B</i> 6	DA	21	10	FF	F3	D2
80	CD	0 <i>C</i>	13	EC	5 <i>F</i>	97	44	17	C4	A7	7 <i>E</i>	3D	64	5D	19	73
90	60	81	4F	DC	22	2 <i>A</i>	90	88	46	EE	B8	14	DE	5 <i>E</i>	0B	DB
A0	E0	32	3A	0A	49	06	24	5 <i>C</i>	C2	D3	AC	62	91	95	E4	79
B0	E7	C8	37	6 <i>D</i>	8D	D5	4E	<i>A</i> 9	6 <i>C</i>	56	F4	EA	65	7A	AE	08
C0	BA	78	25	2E	1 <i>C</i>	A6	B4	C6	E8	DD	74	1 <i>F</i>	4 <i>B</i>	BD	8B	8A
D0	70	3 <i>E</i>	<i>B</i> 5	66	48	03	F6	0E	61	35	57	В9	86	C1	1D	9E
E0	E1	F8	98	11	69	D9	8E	94	9 <i>B</i>	1E	87	E9	CE	55	28	DF
F0	8 <i>C</i>	A1	89	0D	BF	E6	42	68	41	99	2D	0F	B0	54	BB	16
	•														(A.1)

Figure A.1: Rijndael S-box.

$$\begin{bmatrix} a_{1,1} & a_{1,2} & a_{1,3} & a_{1,4} \\ a_{2,1} & a_{2,2} & a_{2,3} & a_{2,4} \\ a_{3,1} & a_{3,2} & a_{3,3} & a_{3,4} \\ a_{4,1} & a_{4,2} & a_{4,3} & a_{4,4} \end{bmatrix}$$
(A.2)

Figure A.2: State-Matrix.

$$\begin{bmatrix} 2 & 3 & 1 & 1 \\ 1 & 2 & 3 & 1 \\ 1 & 1 & 2 & 3 \\ 3 & 1 & 1 & 2 \end{bmatrix} \begin{bmatrix} a_{1,i} \\ a_{2,i} \\ a_{3,i} \\ a_{4,i} \end{bmatrix}, i = \{1, 2, 3, 4\}$$
(A.3)

Figure A.3: Rijndael MixColumns equation.

```
Rcon[256] = \{8D\ 01
                      02
                          04
                              08
                                  10
                                       20
                                           40
                                               80
                                                    1B
                                                        36
                                                            6C
                                                                D8
                                                                    AB 4D
                                                                             9A
             2F
                 5E
                      BC
                          63
                              C6
                                  97
                                       35
                                           6A
                                               D4
                                                    В3
                                                        7D
                                                            FA
                                                                EF
                                                                     C5
                                                                         91
                                                                             39
             72
                 E4
                                  C2
                                                    94
                                                                CC
                     D3
                          BD
                              61
                                       9F
                                           25
                                               4A
                                                        33
                                                            66
                                                                    83
                                                                         1D
                                                                             3A
             74
                 E8
                      CB
                          8D
                                  02
                                       04
                                                    20
                                                            80
                                                                1B
                                                                     36
                                                                         6C
                              01
                                           08
                                               10
                                                        40
                                                                             D8
             AB
                 4D 9A
                          2F
                              5E
                                  BC
                                       63
                                           C6
                                               97
                                                    35
                                                            D4
                                                                В3
                                                                     7D FA
                                                                             EF
                                                        6A
             C5
                 91
                      39
                          72
                              E4
                                  D3
                                       BD
                                               C2
                                                    9F
                                                        25
                                                            4A
                                                                94
                                                                     33
                                                                             CC
                                           61
                                                                         66
             83
                 1D
                     3A
                          74
                              E8
                                  CB
                                       8D
                                           01
                                               02
                                                    04
                                                        08
                                                            10
                                                                20
                                                                     40
                                                                         80
                                                                             1B
                 6C
                     D8
                          AB
                              4D
                                  9A
                                       2F
             36
                                           5E
                                               BC
                                                    63
                                                        C6
                                                            97
                                                                35
                                                                     6A
                                                                         D4
                                                                             В3
                 FA EF
                                  39
                                       72
                                                            C2
             7D
                          C5
                              91
                                           E4
                                               D3
                                                    BD
                                                        61
                                                                9F
                                                                     25
                                                                         4A
                                                                             94
             33
                      CC
                          83
                              1D
                                  3A
                                       74
                                           E8
                                               CB
                                                    8D
                                                            02
                                                                04
                                                                     08
                                                                             20
                 66
                                                        01
                                                                         10
             40
                 80
                      1B
                          36
                              6C
                                  D8
                                       AB
                                           4D
                                               9A
                                                    2F
                                                        5E
                                                            BC
                                                                63
                                                                     C6
                                                                         97
                                                                             35
             6A
                 D4 B3
                          7D
                              FA
                                  EF
                                       C5
                                           91
                                               39
                                                    72
                                                        E4
                                                            D3
                                                                BD
                                                                     61
                                                                         C2
                                                                             9F
             25
                 4A
                      94
                          33
                              66
                                  CC
                                       83
                                           1D
                                               3A
                                                    74
                                                        E8
                                                            CB
                                                                8D
                                                                     01
                                                                         02
                                                                             04
                                           6C
                                                    AB
                                                            9A
                                                                2F
                                                                     5E
             08
                 10
                      20
                          40
                              80
                                  1B
                                       36
                                               D8
                                                        4D
                                                                         BC
                                                                             63
                                                            39
                                                                72
             C6
                 97
                      35
                              D4 B3
                                       7D
                                           FA EF
                                                    C5
                                                        91
                                                                     E4
                                                                         D3
                                                                             BD
                          6A
                 C2
                     9F
                          25
                              4A
                                  94
                                       33
                                           66
                                               CC 83
                                                        1D 3A
                                                                74
                                                                     E8
                                                                         CB 8D
             61
```

Figure A.4: The Rcon function represented as a vector.

B

Flowcharts

This appendix contains flowcharts that describe the extraction of the value from the rcon function, and how to perform a keyexpansion. They are placed in this appendix instead of the thesis since they can be used for reference, but are not nescessary to understand how the results are obtained.

B Flowcharts




Figure B.1: Flowchart of the Rcon function




Figure B.2: Flowchart of the key schedule

B Flowcharts



Upphovsrätt

Detta dokument hålls tillgängligt på Internet — eller dess framtida ersättare — under 25 år från publiceringsdatum under förutsättning att inga extraordinära omständigheter uppstår.

Tillgång till dokumentet innebär tillstånd för var och en att läsa, ladda ner, skriva ut enstaka kopior för enskilt bruk och att använda det oförändrat för icke-kommersiell forskning och för undervisning. Överföring av upphovsrätten vid en senare tidpunkt kan inte upphäva detta tillstånd. All annan användning av dokumentet kräver upphovsmannens medgivande. För att garantera äktheten, säkerheten och tillgängligheten finns det lösningar av teknisk och administrativ art.

Upphovsmannens ideella rätt innefattar rätt att bli nämnd som upphovsman i den omfattning som god sed kräver vid användning av dokumentet på ovan beskrivna sätt samt skydd mot att dokumentet ändras eller presenteras i sådan form eller i sådant sammanhang som är kränkande för upphovsmannens litterära eller konstnärliga anseende eller egenart.

För ytterligare information om Linköping University Electronic Press se förlagets hemsida http://www.ep.liu.se/

Copyright

The publishers will keep this document online on the Internet — or its possible replacement — for a period of 25 years from the date of publication barring exceptional circumstances.

The online availability of the document implies a permanent permission for anyone to read, to download, to print out single copies for his/her own use and to use it unchanged for any non-commercial research and educational purpose. Subsequent transfers of copyright cannot revoke this permission. All other uses of the document are conditional on the consent of the copyright owner. The publisher has taken technical and administrative measures to assure authenticity, security and accessibility.

According to intellectual property law the author has the right to be mentioned when his/her work is accessed as described above and to be protected against infringement.

For additional information about the Linköping University Electronic Press and its procedures for publication and for assurance of document integrity, please refer to its www home page: http://www.ep.liu.se/