



Semiconductors:

↳ These are materials which are used to control flow of charges in diff applications.


* Many electronic devices are based on s.c. materials which govern & control charge flow in ckt

Classification of Solids:







Energy Band Diagram for two closely spaced Atoms:



Energy Band diagram for a Solid lattice (multiple atoms):



Energy Band modification in Solid lattice:





Valence Band :-Fermi Energy level :-

→ Outermost band in a lattice (Cond./Ins.)
 which has e^- is called valence band.


→ Outermost energy level upto which e^- s
exist in a lattice is called fermi
energy level.

Partially filled V.B.


 $x \rightarrow y$ 

Band Structure of Metals (Cond), Insulators & S.C.

$\sigma = ne\mu$
 $\rho = \frac{1}{\sigma}$ metal-1 $n_1 > n_2$



or metal-2



Insulator



$\Delta E_F \rightarrow$ Fermi energy Gap
 C.B.

This is the energy diff between
 Fermi Energy level and lowest
 energy level of C.B.

S.C are those materials in which

$$\Delta E_F < 2 \text{ eV}$$

This energy is absorbed by e^- of V.B. at room temp by thermal agitation
 So at room temp such materials can conduct electricity

NOTE: In S.C. as temp increases, due to more shifting of e^- from VB to CB free e^- density in CB increases so conductivity ($\sigma = ne\mu$) increases that's why semiconductors have negative temperature coefficient of resistance.

If temp is increased to a v. high value in S.C. then conduction mobility (μ) decreases drastically & this factor overrides increase in 'n' so after a limit again with temp conductivity starts decreasing and S.C. have +ve α .

In general we study Ge & Si Semiconductors (both are IV gr elements)

$$\begin{array}{cc} \downarrow & \downarrow \\ \Delta E_g = 0.72 \text{ eV} & \Delta E_g = 1.14 \text{ eV} \end{array}$$

$$\boxed{P = P_0 (1 + \alpha \Delta T)}$$

Types of Semiconductors:

In general Semiconductors are classified in two types -

① Intrinsic Semiconductors \rightarrow Ge/Si (IV gr elements)
 \rightarrow (Pure)

② Extrinsic Semiconductors \rightarrow These are made by adding
 \rightarrow (with Impurity) \rightarrow Doping
Doped S.C. III gr or V gr impurities
to intrinsic S.C.

NOTE: Impurity is added to increase conductivity
of intrinsic S.C.

Total Current in a S.C. is Contributed by both e^- & holes

given as

$$I_{sc} = I_e + I_h \approx \underline{2I_e} \approx \underline{2I_h} \quad (\text{if nothing is specified in qn})$$

generally $I_e \geq I_h$
 because mobility of holes
 is less compared to that
 of free e^- s in C.A.

Conductivity of intrinsic S.C.

$$\sigma_{sc} = \sigma_e + \sigma_h$$

$$\sigma = \underline{n_e} e \mu_e + \underline{n_h} e \mu_h$$

$$\sigma = n_i e (\mu_e + \mu_h)$$

here $n_i = n_e = n_h$ is called
 intrinsic carrier concentration

$$I = I_e + I_h$$


$$= S(n_e e \mu_e + n_h e \mu_h) E$$

$$E = \frac{V}{d}$$

$$I = \frac{SV}{d} n_i e (\mu_e + \mu_h)$$

Intrinsic Semiconductors:
 (Pure). (IV gr elements)
 (valence $e^- = 4$)

Solid
 In pure lattice of IV gr elements each atom makes four co-valent bond with neighbouring atoms in stable lattice structure.



NOTE: Due to thermal agitation in pure Si at room temp it is observed that 1 in 10^8 Si atoms one e^- -h pair is generated/Contributed.

NOTE: When a p.d. is applied across a pure S.C. then both - e^- in CB and holes in VB conduct electric current.

Generation, $e-h$ Combination & Recombination in a S.C:

Due to temp when an $e-h$ pair is generated in $VB \rightleftharpoons CB$, after a ^{(h) \rightarrow (e)} short lifetime of excitation e from C.B. drops back (de-excite) to VB & recombine with a hole & get neutralized & released energy as EM rad, which is absorbed by lattice & due $e-h$ pair generation & recombination lattice maintains its thermal equilibrium (const T) and a constant avg intrinsic carrier concentration in CB & VB which depends on temp as

$$n_i = n_e = n_h$$

$$n_i^2 = AT^3 e^{-\frac{\Delta E_f}{kT}}$$

$$n_i = n_0 e^{-\frac{\Delta E_f}{2kT}}$$

$$(\sqrt{AT}^{3/2})$$


Extrinsic Semiconductors:

In intrinsic S.C. to increase conductivity III gr or V gr impurity is added by which two types of Extrinsic S.C. are made. These are —

- ① N-type S.C. \rightarrow by doping of V gr impurity
- ② P-type S.C. \rightarrow by doping of III gr elements

Phosphorus

① N-type S.C.: When in a Si substrate, P-atoms are added at a concentration of 1 in 10^3 to 1 in 10^5 then due to pentavalent impurity its fifth e^- becomes loose in Si lattice and with v. less energy it gets excited to C.B. as shown in figure.



Due to each impurity atom, one extra e^- is contributed to C.B. concentration of e^- in CB will be excessively higher compared to holes. So in such semiconductor with Σ group impurity current is mainly contributed by e^- that's ~~also~~ why it is named N-type S.C. and in N-type S.C. e^- are called majority charge carriers & holes are called minority charge carriers.

Law of Mass Action:

In N-type S.C. as in C.B. e^- concentration is v. high, due to this recombination effect of $e-h$ pairs increases & it decreases the overall intrinsic concentration but for any semiconductor relation of n_i , n_e and n_h remain same & it is given as

$$n_i^2 = n_e \cdot n_h$$


\downarrow
 n_D

$$n_e = n_i + n_D \approx \underline{n_D}$$

$$\Rightarrow n_h = \left(\frac{n_i^2}{n_D} \right)$$

② P-type S.C:

It is made by adding III gr impurity (Al) in intrinsic S.C at a Conc of 1 in 10^3 to 1 in 10^5 atoms in substrate.



$$n_e \leq n_{ie}$$

$$n_A = n_{ie} + n_A = n_A$$


Acceptor impurity
Concentration

$$n_e = \frac{n_{ie}^2}{n_A} \leftarrow \frac{\text{intrinsic Conc.}}{f(t)}$$

in P-type S.C $n_A \gg n_e$ here
 holes \rightarrow majority charge carriers
 $e^- \rightarrow$ minority charge carriers.

Energy levels of Donor
 # Acceptor impurity:

energy
 Donor level
 in N-type S.C.:



energy
 Acceptor level
 in P-type S.C.

