

6.4.1 PORTB - THE PORT B DATA REGISTER

Bit	7	6	5	4	3	2	1	0
0x25	PORTB7	PORTB6	PORTE5	PORTB4	PORTB3	PORTB2	PORTB1	PORTBO
Read/Write	R/W							
Default	0	0	0	0	0	0	0	0

• PORTB7-0: GPIO data value stored in bit n.

6.4.2 DDRB - THE PORT B DATA DIRECTION REGISTER

Bit	7	6	5	4	3	2	1	0
0x24	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRBO
Read/Write	R/W							
Default	0	0	0	0	0	0	0	0

• DDRB7-0: selects the direction of pin n. If DDRBn is written '1', then PORTBn is configured as an output pin. If DDRBn is written '0', then PORTBn is configured as an input pin.

6.4.3 PINB - THE PORT B INPUT PINS ADDRESS

Bit	7	6	5	4	3	2	1	0
0x23	PINB7	PINB6	PINE5	PINB4	PINB3	PINB2	PINB1	PINBO
Read/Write	R	R	R	R	R	R	R	R
Default								<u>-</u>

• PINB7-0: logic value present on external pin n.

7.3.1 TCCR0A - TIMER/COUNTER0 CONTROL REGISTER A

Bit	7	6	5	4	3	2	1	0
0x44	COMOA1	COMOAO	COMOB1	сомово	-		WGM01	WGMOO
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W
Default	0	0	0	0	0	0	0	0

7.3.2 TCCR0B - TIMER/COUNTER0 CONTROL REGISTER B

Bit	7	6	5	4	3	2	1	0
0x45	FOCOA	FOCOB		- 4	WGM02	CS02	CS01	CS00
Read/Write	W	W	R	R	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

7.3.3 TCNT0-TIMER/COUNTER0 REGISTER


Bit	7	6	5	4	3	2	1	0
0x46	A STATE OF THE STA	Mildriffin parties	NAME OF TAXABLE	TCNTC	[7:0]		eribilikteriserili sa Kipulicum erebili	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

7.3.4 OCR0A - OUTPUT COMPAREO REGISTER A

Bit	7	6	5	4	3	2	1	0
0x47				OCROA	[7:0]			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

7.3.5 OCR0B - OUTPUT COMPAREO REGISTER B

Bit	7	6	5	4	3	2	1	0
0x48				OCROE	3[7:0]			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0



8.3.1 ADMUX - ADC MULTIPLEXER SELECTION REGISTER

Bit	7	6	5	4	3	2	1	0
0x7C	nersi	REFEO	ADLAR	D	R/W	R/W	R/W	R/W
Read/Write	R/W	R/W	K/W Then the second					0
Default		0						

8.3.2 ADCSRA - ADC CONTROL AND STATUS REGISTER A

Bit			5					
0x7A Read/Write	aden R/W	R/W	ADATE R/W	R/W	R/W	R/W	R/W	R/W
Default		0	0		0	0	0.1	0

8.3.3 ADCH AND ADCL - ADC DATA REGISTER

8.3.3.1 ADLAR = 0

Bit	7	6	5	4	3	2	1	0
0x79	The state of the s						ADC9	ADC8
0x78	ADC7	ADG6	ADGE	ADC4	ADC3	ADC2	ADC1	ADC0
Read/Write	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

8.3.3.2 ADLAR = 1

Bit	7	6	5	4	3	2		0
0x79	ADC9	ADC8	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2
0x78	ADC1	ADCO						
Read/Write	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0		9

8.3.4 ADCSRB - ADC CONTROL AND STATUS REGISTER B

Bit	7	6	5	4	3	2		0
0x7B		ACME				ADIS2	ADTS1	ADTS0
Read/Write	R	R/W	R	R	R	R/W	R/W	R/W
Default		0	0	0	0	0	0	0

8.3.5 DIDRO - DIGITAL INPUT DISABLE REGISTER 0

0.7E			ADCSD	ADC4D	ADG3D	ADC2D	ADC1D	ADCOD
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W

8.3.6 ACSR - ANALOG COMPARATOR CONTROL AND STATUS REGISTER

Bit	7	6	5	4	3 1 Jun 201	2 	1 ACISI	iciso
0x50 Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
					ο	0	70.1	0

8.3.7 DIDR1 - DIGITAL INPUT DISABLE REGISTER 1

Bit	7	6	5	4	3 	2 ************************************	1	
0x7F Read/Write	R	R	R	R	R	R	R/W	R/W
Default	0	0	0	0	0	0	0	English Organia