

CDA 4213/CIS 6930 CMOS VLSI

Fall 2024

Final Project

Due date(s)

Friday, 6th December 2024

| | |
|---|--|
| Today's Date: | November 21, 2024 |
| Your Team Name: | <i>The Floral Princesses</i> |
| Team Members: | <i>Aidan Khalil – U9240-8495</i> <i>Sergio Flores – U9506-2088</i> |
| Work Distribution | <i>Explain in detail who has done what. Each team member's grade will be based on their overall contribution.</i> <i>1) Aidan Khalil – nand, inverter, full adder, 4x4 multiplier</i> <i>2) Sergio Flores – and, mux, input registers, output registers, testing</i> |
| No. of Hours Spent: | 50 |
| Exercise Difficulty: (Easy, Average, Hard) | Average |
| Any Feedback: | N/A |

1) **(10 pts)** Proposed Design – Bit slice design


(a) List all module bit-slices you have used for your design. ✓

- *x16 Full Adder*
- *x1 4x4 multiplier (combined 16 AND → Full Adder)*
- *x2 4-bit shift registers (SIPO as input registers)*
- *x1 8-bit shift register (PISO as output registers)*


(b) For each bit slice, show the gate-level design and layout design. For layout, include the snapshot from Cadence Virtuoso. If you have used any other blocks, include them as well.

I. Full Adder:

Full Adder (Textbook Reference): ✓




Full Adder in Cadence Virtuoso (Layout XL): ✓



Full Adder Truth Table: ✓


| Inputs | | | Outputs | |
|--------|---|--------|---------|---------|
| A | B | C – IN | Sum | C – Out |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

Full Adder Waveform in Calibre (ADE L): ✓




II. Full Adder with AND gate:


AND in Virtuoso (Layout XL, using NAND + Inverter): ✓



AND Waveform in Calibre (ADE L): ✓




Full Adder w/ AND gate: ✓
A = high, B = high




Full Adder w/ AND continued... ✓

$A = \text{high}, B = \text{low}$




Full Adder w/ AND layout ✓




III. Registers (**Input** and **Output**):

Inputs: ✓

Shift registers SIPO X




Shift registers SIPO Y




Outputs: ✓


The first 4 (Far right PISO Outputs)



The second 4



4x4 array multiplier: ✓



Reference:





FIG 10.70 Array multiplier

Figure 2: Bit-sliced array multiplier example


Multiplier (4x4 array) waveform: ✓
Vector tested: 1111 * 1111



IV. Ring Oscillator (If used):
Not applicable

(10 pts.) Show the layout of your multiplier with the registers.

Final Product: ✓



(10 pts.) Explain the design and functionality of your multiplier.

Our 4x4 bit-sliced array multiplier shown in the images of this pdf report were our hardware


layout implementation of binary multiplication. It takes two 4-bit binary numbers, X ($x_3x_2x_1x_0$) and Y ($y_3y_2y_1y_0$), as inputs and produces an 8-bit product as the output, using SIPO input registers and PISO output registers. The design creates partial products for each bit of X multiplied by each bit of Y. These partial products are then summed using Carry Save Adder.

The inputs are taken in serially from X and Y pins in the design. In the input of Y, there is a MUX that determines whether the design is in test mode or normal mode. If in normal mode, the X and Y take a serial in input, make it into a parallel output, and input those values into the multiplier. The result of the multiplication is the input into a parallel in serial out shift register, where the parallel inputs is the 8-bit results, and the output is the 8 serial bits. Before each shift register, there is a also a MUX that uses the same TEST signal to determine whether the output registers should take the inputs from the multiplier, or input from the input registers X and Y. Once in test mode, the X register takes a serial input, the last register in X is connected the first in Y, and the last in Y is connected to the first of the output register. This makes a large 16-bit shift register that is tested to ensure the full functionality of all of the registers.


(20pts) Simulation Results:

(a) (10 pts total) Individual cells:


I. Full Adder: ✓




II. Full Adder with AND gate: ✓



III. Registers (Test Mode): 11111111 ✓



00000000 ✓



IV. Ring Oscillator (If used): N/A


(b) (10 pts) The final multiplier in test and normal modes:

8 Test vectors (Normal modes)


Note: Outputs are read from Q16 (labeled P) to Q9.

Q8 was an input bit that was left on when plotting waveforms and can be disregarded in the following screenshots.


Test vector 1) $1001 * 1001 = 0101\ 0001$




Test vector 2) $1111 * 0011 = 0010\ 1101$




Test vector 3) $1001 * 1011 = 0111\ 0101$




Test vector 4) 0011 * 0011 = 01001




Test vector 5) $1111 \times 1111 = 1110\ 0001 \checkmark$




Test vector 6) 0000×0000




Test vector 7) 1111*0000



Test vector 8) 1001 * 0011 = 011011




Test Mode (TEST=High) ✓



Final Product Extra Screenshots:

No implementation (DRC) Errors: ✓



No extraction / terminal creation (PEX) errors: ✓

