

Aidan Smith

11/16/19

Section 01D

Lab 5 Report

Description:

For this lab we had to create a game! It is a take on a chicken game, where two people compete to see who does something first. For this game, two players must compete to hit their button at the last possible second before some a random timer counts down to zero. The hard part is that you cannot see the timer! To make this we had to create our first state machine. The stages of the game can be modeled into different states on our state machine. Such as win someone scores, there is a state where the scores are shown, and whoever scored has their score flash. The state machine is very important and is the main part of the lab.

Methods:

As previously mentioned, the state machine was the center of the lab. This represented the different states in the game. We create other modules around our state machine to work with the top module and complete the game. We had to create a Linear Feedback Shift Register that creates a random number as our countdown number. We had to reuse a lot of old modules from labs like: N-bit counters, ring counter, selector, hex7 display, etc. Most of the lab was reused from previous ones with some slight changes to work for this lab.


When I made the lab, I started by completing everything before the state machine. This included making the time counter, score counter, LSFR, ring counter, selector, hex display, etc. Most of it was a copy from last lab with some tweaks so it was pretty easy. I then created my state machine and refined it until I was ready to test it. I put it all together on my top module and with some fixes it worked!

Results:

Breakdown of sections

- ✓ Lab5 (Lab5.v) (11)
 - > slowit : lab5_clks (lab5_clks.v) (2)
 - random : LSFR (LSFR.v)
- ✓ state : StateMachine (StateMachine.v) (1)
 - logic : StateLogic (StateLogic.v)
- ✓ led_shift : LED_Shifter (LED_Shifter.v)
- ✓ timeC : time_counter (time_counter.v) (4)
 - count3_0 : countUD3L (countUD3L.v)
 - count5_1 : countUD5L (countUD5L.v)
 - count5_2 : countUD5L (countUD5L.v)
 - count3_3 : countUD3L (countUD3L.v)
- countU : counter4L (counter4L.v)
- countD : counter4L (counter4L.v)
- ring : ring (ring.v)
- select : selector (selector.v)
- qFlash : counter4L (counter4L.v)
- segdisp : hex7seg (hex7seg.v) (7)
 - mux8A : m8_1e (m8_1e.v)
 - mux8B : m8_1e (m8_1e.v)
 - mux8C : m8_1e (m8_1e.v)
 - mux8D : m8_1e (m8_1e.v)
 - mux8E : m8_1e (m8_1e.v)
 - mux8F : m8_1e (m8_1e.v)
 - mux8G : m8_1e (m8_1e.v)

Diagram of top level



- How did you test your design to make sure it worked?

I tested it slightly with my test bench. Once I felt comfortable with how it looked, I moved on to testing it on the board, as testing it on the simulation is a bit more confusing, and I didn't run into many issues so I felt ready to test it on the board.

- Why did you choose those inputs?

I chose the inputs that were specified to us. I don't think there was any other inputs to pick without not meeting the specifications of the lab.

- Were there corner cases you needed to consider?

The weird cases that I had to make sure that were covered were around pressing the buttons U and D at the same time and around the time being up. If they are both pressed before time is up then they both get a point. But if it is before or after time is up then neither of them get a point.

- Discuss problems that you discovered during testing

I had a problem where my counter would keep going even after a player scored. I also had a problem with my states, where if both players scored at the same time, they would both get 3 points. This is due to looser restrictions on which state could be entered next. Once fixing this it worked properly.

- Extra Lab Questions:

Describe each state of your machine in words.

Before: This is the machine's initial state. In this state the score is shown. The machine stays in this state until button C is pressed.

Ready: This is the machines next state. The machine enters this state after button C is pressed from the Before state. When the machine first enters this state the time is loaded and is shown. The machine stays in this state until the last LED is lit up.

Go: This is the machines next state. The machine runs the time, starting in this state. The machine stays in this state until button U or button D are pressed, or until the time is up. If time is up then it goes back to the Before state.

Ufirst: This state is entered if button U is pressed before time is up or button D is pressed. This means player U has pressed their button first. The machine exits this state if time is up or if button D is pressed before time is up.

Dfirst: This state is entered if button D is pressed before time is up or button U is pressed. This means player D has pressed their button first. The machine exits this state if time is up or if button U is pressed before time is up.

Both: This state is entered if both button D and button U are pressed at the same time, and before time is up. The scores will be shown and both scores will flash as they both get a point. When button C is pressed it returns to the Ready state.

Uwin: This state is entered if either time is up before player D presses their button, or if player U presses their button after player D but before time is up. The score is shown and player U gains a point and therefore has their score flash. Once button C is pressed it goes back to the Ready state.

Dwin: This state is entered if either time is up before player U presses their button, or if player D presses their button after player U but before time is up. The score is shown and player

D gains a point and therefore has their score flash. Once button C is pressed it goes back to the Ready state.

OTHER PARTS OF STATE DIAGRAM, NEXT STATE, AND OUTPUTS ARE AFTER THIS PAGE (PICTURES OF MY NOTES)

Conclusion:

- What did you learn from the lab?

I learned how to make a state machine! This was super tricky but once I learned how to do it I got it built and made it work properly.

- Did you have any difficulties?


The hardest part was making the state machine. I wasn't sure what type of state machine I wanted (Mealy or Moore), and I wasn't sure how many states I wanted and how I was to make it.

- If you could do this lab again, what would you do differently?

I would make the state machine sooner to be able to test it.

- Are there components you would optimize?

My state machine seems fully optimized. I would however clean up my functions, removing unneeded parts and combine modules that are almost the same. For example: I had a 3-bit, 4-bit, 5-bit, and 16-bit counter. I would've liked to try to minimize the logic as I only needed 4-bit counters and the 16-bit counter.



Next State

$$\text{Before} = \text{Before} \cdot \overline{\text{btnC}} + \text{Go} \cdot \overline{\text{timeUp}}$$

$$\text{Ready} = \text{btnC} \cdot (\text{Before} + \text{Ufirst} + \text{Dwin} + \text{both}) + \text{Ready} \cdot \overline{\text{lostLED}}$$

$$\text{Go} = \text{Ready} \cdot \overline{\text{lostLED}} + \text{Go} \cdot \overline{\text{timeUp}} \cdot \overline{\text{btnU}} \cdot \overline{\text{btnD}}$$

$$\text{Dfirst} = \text{Go} \cdot \overline{\text{btnD}} \cdot \overline{\text{btnU}} \cdot \overline{\text{timeUp}} + \text{Dfirst} \cdot \overline{\text{btnU}} \cdot \overline{\text{timeUp}}$$

$$\text{Ufirst} = \text{Go} \cdot \overline{\text{btnD}} \cdot \overline{\text{btnU}} \cdot \overline{\text{timeUp}} + \text{Ufirst} \cdot \overline{\text{btnD}} \cdot \overline{\text{timeUp}}$$

$$\text{Both} = \text{Go} \cdot \overline{\text{btnD}} \cdot \overline{\text{btnU}} \cdot \overline{\text{timeUp}} + \text{Both} \cdot \overline{\text{btnC}}$$

$$\text{Dwin} = \text{Dfirst} \cdot \overline{\text{timeUp}} + \text{Ufirst} \cdot \overline{\text{btnD}} \cdot \overline{\text{timeUp}} + \text{Dwin} \cdot \overline{\text{btnC}}$$

$$\text{Uwin} = \text{Ufirst} \cdot \overline{\text{timeUp}} + \text{Dfirst} \cdot \overline{\text{btnU}} \cdot \overline{\text{timeUp}} + \text{Uwin} \cdot \overline{\text{btnC}}$$

Outputs

shortTime = Ready

$$\text{loudTime} = \text{btnC} \cdot (\text{Before} + \text{both} + \text{Uwin} + \text{Dwin})$$

$$\text{runTime} = \text{Go} + \text{Dfirst} + \text{Ufirst}$$


$$\text{mcU} = \text{Ufirst} \cdot \overline{\text{timeUp}} + \text{Dfirst} \cdot \overline{\text{btnU}} \cdot \overline{\text{timeUp}} + \text{Go} \cdot \overline{\text{btnU}} \cdot \overline{\text{btnD}} \cdot \overline{\text{timeUp}}$$

$$\text{mcD} = \text{Dfirst} \cdot \overline{\text{timeUp}} + \text{Ufirst} \cdot \overline{\text{btnD}} \cdot \overline{\text{timeUp}} + \text{Go} \cdot \overline{\text{btnU}} \cdot \overline{\text{btnD}} \cdot \overline{\text{timeUp}}$$

$$\text{showScore} = \text{Before} + \text{Both} + \text{Uwin} + \text{Dwin}$$

$$\text{flushU} = \text{both} + \text{Uwin}$$

$$\text{flushD} = \text{both} + \text{Dwin}$$



```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 11/05/2019 10:55:21 AM
// Design Name:
// Module Name: Lab5
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
///////////////////
```

```
module Lab5(
    input clkin,
    input btnR,
    input btnU,
    input btnC,
    input btnD,
    input sw0,

    output [15:0] led,
    output [3:0] an,
    output dp,
    output [6:0] seg
);
```

```

wire [15:0] disp; // hex 7 disp values

wire clk, digsel, qsec; // timers

lab5_clks slowit (.clkin(clkin), .greset(btnR), .clk(clk),
.digsel(digsel), .qsec(qsec));

wire timeUp; // LSFR variables
wire [7:0] rnd;

LSFR random( .clk(clk), .rnd(rnd) );

wire lastLED; // LED_shifter value

wire showTime, loadTime, runTime, incU, incD, showScore,
flashU, flashD; // state machine outputs

StateMachine state( .clk(clk), .btnC(btnC), .btnU(btnU),
.btnD(btnD), .timeUp(timeUp), .lastLED(lastLED),
.showTime(showTime), .loadTime(loadTime), .runTime(runTime),
.incU(incU), .incD(incD), .showScore(showScore), .flashU(flashU),
.flashD(flashD) );

LED_Shifter led_shift( .CE(showTime & qsec), .clk(clk), .R(btnR |
runTime), .q(led) );

assign lastLED = led[15]; // if last LED shown

wire [7:0] temp;

time_counter timeC( .clk(clk), .Up(1'b0), .Dw(runTime & qsec),
.LD(loadTime), .Din(rnd), .Q( {temp, disp[11:4]} ) );

assign timeUp = ~(|disp[11:4]); // if time = 0000 0000, then
timeUp = 1

```

```

counter4L countU( .clk(clk), .CE(incU), .Q(disp[15:12]) );
counter4L countD( .clk(clk), .CE(incD), .Q(disp[3:0]) );

wire [3:0] sel, n; // selector bits and n (the 4-bit bus that
is selected)

ring ring( .digsel(digsel), .clk(clk), .out(sel) );

selector select( .sel(sel), .N(disp), .H(n) );

wire [3:0] qF;


counter4L qFlash( .clk(clk), .CE(qsec), .Q(qF) );

assign an[0] = ~ ( sel[0] & ( (~flashD & showScore) | (flashD &
qF[1]) ) ); // player D score
assign an[3] = ~ ( sel[3] & ( (~flashU & showScore) | (flashU &
qF[1]) ) ); // player U score
assign an[2:1] = ~ (sel[2:1] & {2{ (showTime | sw0) }} ); // timer
assign dp = 1'b1; // turn off decimal point

hex7seg segdisp( .n(n), .e(1'b1), .seg(seg) );

endmodule

```



```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 11/05/2019 11:13:11 AM
// Design Name:
// Module Name: LSFR
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
///////////////////
```

```
module LSFR(
    input clk,
    output [7:0] rnd
);

    wire start;


    assign start = rnd[0] ^ rnd[5] ^ rnd[6] ^ rnd[7];

    FDRE #(.INIT(1'b0) ) ff0 (.C(clk), .R(1'b0), .CE(1'b1),
.D(start), .Q(rnd[0]));
    FDRE #(.INIT(1'b0) ) ff1 (.C(clk), .R(1'b0), .CE(1'b1),
.D(start), .Q(rnd[1]));
    FDRE #(.INIT(1'b0) ) ff2 (.C(clk), .R(1'b0), .CE(1'b1),
.D(start), .Q(rnd[2]));
    FDRE #(.INIT(1'b0) ) ff3 (.C(clk), .R(1'b0), .CE(1'b1),
.D(start), .Q(rnd[3]));
    FDRE #(.INIT(1'b0) ) ff4 (.C(clk), .R(1'b0), .CE(1'b1),
.D(start), .Q(rnd[4]));
    FDRE #(.INIT(1'b0) ) ff5 (.C(clk), .R(1'b0), .CE(1'b1),
.D(start), .Q(rnd[5]));
    FDRE #(.INIT(1'b0) ) ff6 (.C(clk), .R(1'b0), .CE(1'b1),
.D(start), .Q(rnd[6]));
    FDRE #(.INIT(1'b0) ) ff7 (.C(clk), .R(1'b0), .CE(1'b1),
.D(start), .Q(rnd[7]));

endmodule
```

```
.D(rnd[0]), .Q(rnd[1]));  
    FDRE #(INIT(1'b0) ) ff2 (.C(clk), .R(1'b0), .CE(1'b1),  
.D(rnd[1]), .Q(rnd[2]));  
    FDRE #(INIT(1'b0) ) ff3 (.C(clk), .R(1'b0), .CE(1'b1),  
.D(rnd[2]), .Q(rnd[3]));  
    FDRE #(INIT(1'b0) ) ff4 (.C(clk), .R(1'b0), .CE(1'b1),  
.D(rnd[3]), .Q(rnd[4]));  
    FDRE #(INIT(1'b0) ) ff5 (.C(clk), .R(1'b0), .CE(1'b1),  
.D(rnd[4]), .Q(rnd[5]));  
    FDRE #(INIT(1'b0) ) ff6 (.C(clk), .R(1'b0), .CE(1'b1),  
.D(rnd[5]), .Q(rnd[6]));  
    FDRE #(INIT(1'b1) ) ff7 (.C(clk), .R(1'b0), .CE(1'b1),  
.D(rnd[6]), .Q(rnd[7])); // initially 1
```

```
endmodule
```



```
`timescale 1ns / 1ps
///////////
// Company:
// Engineer:
//
// Create Date: 10/24/2019 04:06:57 PM
// Design Name:
// Module Name: ring
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
///////////
///////////
```

```
module LED_Shifter(
    input CE,
    input clk,
    input R, // reset

    output [15:0] q
);

wire [15:0] rcount;

FDRE #(INIT(1'b0) ) ff0 (.C(clk), .R(R), .CE(CE), .D(1'b1),
.Q(rcount[0])); // initialized to 0, takes 1 as its first value
FDRE #(INIT(1'b0) ) ff1 (.C(clk), .R(R), .CE(CE),
```


```

.D(rcount[0]), .Q(rcount[1]));
    FDRE #(INIT(1'b0) ) ff2 (.C(clk), .R(R), .CE(CE),
.D(rcount[1]), .Q(rcount[2]));
    FDRE #(INIT(1'b0) ) ff3 (.C(clk), .R(R), .CE(CE),
.D(rcount[2]), .Q(rcount[3]));
    FDRE #(INIT(1'b0) ) ff4 (.C(clk), .R(R), .CE(CE),
.D(rcount[3]), .Q(rcount[4]));
    FDRE #(INIT(1'b0) ) ff5 (.C(clk), .R(R), .CE(CE),
.D(rcount[4]), .Q(rcount[5]));
    FDRE #(INIT(1'b0) ) ff6 (.C(clk), .R(R), .CE(CE),
.D(rcount[5]), .Q(rcount[6]));
    FDRE #(INIT(1'b0) ) ff7 (.C(clk), .R(R), .CE(CE),
.D(rcount[6]), .Q(rcount[7]));
    FDRE #(INIT(1'b0) ) ff8 (.C(clk), .R(R), .CE(CE),
.D(rcount[7]), .Q(rcount[8]));
    FDRE #(INIT(1'b0) ) ff9 (.C(clk), .R(R), .CE(CE),
.D(rcount[8]), .Q(rcount[9]));
    FDRE #(INIT(1'b0) ) ff10 (.C(clk), .R(R), .CE(CE),
.D(rcount[9]), .Q(rcount[10]));
    FDRE #(INIT(1'b0) ) ff11 (.C(clk), .R(R), .CE(CE),
.D(rcount[10]), .Q(rcount[11]));
    FDRE #(INIT(1'b0) ) ff12 (.C(clk), .R(R), .CE(CE),
.D(rcount[11]), .Q(rcount[12]));
    FDRE #(INIT(1'b0) ) ff13 (.C(clk), .R(R), .CE(CE),
.D(rcount[12]), .Q(rcount[13]));
    FDRE #(INIT(1'b0) ) ff14 (.C(clk), .R(R), .CE(CE),
.D(rcount[13]), .Q(rcount[14]));
    FDRE #(INIT(1'b0) ) ff15 (.C(clk), .R(R), .CE(CE),
.D(rcount[14]), .Q(rcount[15]));

```

assign q = rcount;

endmodule



```
`timescale 1ns / 1ps
///////////
// Company:
// Engineer:
//
// Create Date: 11/05/2019 04:33:07 PM
// Design Name:
// Module Name: StateMachine
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
///////////
///////////
```

```
module StateMachine(
```

```
    input clk,
    input btnC,
    input btnU,
    input btnD,
    input timeUp,
    input lastLED,
```

```
    output showTime,
    output loadTime,
    output runTime,
    output incU,
    output incD,
```


```
output showScore,
output flashU,
output flashD
);

wire [7:0] Q;
wire [7:0] D;

StateLogic logic( .btnC(btnC), .btnU(btnU), .btnD(btnD),
.timeUp(timeUp), .lastLED(lastLED), .Q(Q), .showTime(showTime),
.loadTime(loadTime), .runTime(runTime), .incU(incU), .incD(incD),
.showScore(showScore), .flashU(flashU), .flashD(flashD), .D(D) );

FDRE #(INIT(1'b1)) Q0_FF (.C(clk), .CE(1'b1), .D(D[0]),
.Q(Q[0])); // greset gives 0000 0001
FDRE #(INIT(1'b0)) Q1to7_FF[7:1] (.C({7{clk}}),
.CE({7{1'b1}}), .D(D[7:1]), .Q(Q[7:1]));

endmodule
```



```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 11/05/2019 04:57:33 PM
// Design Name:
// Module Name: StateLogic
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
///////////////////
```

```
module StateLogic(
```

```
    input btnC,
    input btnU,
    input btnD,
    input timeUp,
    input lastLED,
    input [7:0] Q,
```

```
    output showTime,
    output loadTime,
    output runTime,
    output incU,
    output incD,
```

```

output showScore,
output flashU,
output flashD,
input [7:0] D
);

// NEXT STATE

assign D[7] = (Q[4] & timeUp) | (Q[3] & btnU & ~timeUp) | (Q[7]
& ~btnC); // Uwin
assign D[6] = (Q[3] & timeUp) | (Q[4] & btnD & ~timeUp) | (Q[6]
& ~btnC); // Dwin
assign D[5] = (btnD & btnU & Q[2] & ~timeUp) | (Q[5] & ~btnC);
// both
assign D[4] = (Q[2] & btnU & ~btnD & ~timeUp) | (Q[4] & ~timeUp
& ~btnD); // Ufirst
assign D[3] = (Q[2] & btnD & ~btnU & ~timeUp) | (Q[3] & ~timeUp
& ~btnU); // Dfirst
assign D[2] = (Q[1] & lastLED) | (Q[2] & ~timeUp & ~btnU &
~btnD); // Go
assign D[1] = (btnC & (Q[0] | Q[5] | Q[6] | Q[7])) | (Q[1] &
~lastLED); // ready
assign D[0] = (Q[0] & ~btnC) | (Q[2] & timeUp); // before

// OUTPUTS

assign showTime = Q[1];
assign loadTime = btnC & (Q[0] | Q[5] | Q[6] | Q[7]);
assign runTime = |Q[4:2];
assign incU = (Q[4] & timeUp) | (Q[3] & btnU & ~timeUp) | (btnD
& btnU & Q[2] & ~timeUp);
assign incD = (Q[3] & timeUp) | (Q[4] & btnD & ~timeUp) | (btnD
& btnU & Q[2] & ~timeUp);
assign showScore = Q[0] | Q[5] | Q[6] | Q[7];
assign flashU = (Q[7] | Q[5]);
assign flashD = (Q[6] | Q[5]);

endmodule

```

```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/24/2019 03:05:17 PM
// Design Name:
// Module Name: countUD16L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
////////////////////

module time_counter(
    input clk,
    input Up,
    input Dw,
    input LD,
    input [15:0] Din, // only for load enabled

    output [15:0] Q
);

    wire [3:0] outUTC, outDTC;
    wire [15:0] tempQ;
```

```
countUD3L count3_0(.clk(clk), .Up(Up), .Dw(Dw), .LD(LD),
.Din(Din[2:0]), .Q(tempQ[2:0]), .UTC(outUTC[0]), .DTC(outDTC[0]));  
countUD5L count5_1(.clk(clk), .Up(outUTC[0]&Up&~LD),
.Dw(outDTC[0]&Dw), .LD(LD), .Din(Din[7:3]), .Q(tempQ[7:3]),
.UTC(outUTC[1]), .DTC(outDTC[1]));  
countUD5L count5_2(.clk(clk), .Up((&outUTC[1:0])&Up&~LD),
.Dw((&outDTC[1:0])&Dw&~LD), .LD(LD), .Din(Din[12:8]),
.Q(tempQ[12:8]), .UTC(outUTC[2]), .DTC(outDTC[2]));  
countUD3L count3_3(.clk(clk), .Up((&outUTC[2:0])&Up&~LD),
.Dw((&outDTC[2:0])&Dw&~LD), .LD(LD), .Din(Din[15:13]),
.Q(tempQ[15:13]), .UTC(outUTC[3]), .DTC(outDTC[3]));  
  
assign Q = tempQ;  
  
endmodule
```

```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/22/2019 03:44:43 PM
// Design Name:
// Module Name: countUD3L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
////////////////////

module countUD3L(
    input clk,
    input Up,
    input Dw,
    input LD,
    input [2:0] Din, // only for load enabled

    output [2:0] Q,
    output UTC,
    output DTC
);

    wire enable;


```

```

assign enable = Up | Dw | LD; // if all on then load overrides.
up/dw cancel out
// ~enable = ~Up & ~Dw & ~LD;

wire [2:0] D;

FDRE #(INIT(1'b0)) ff1 (.C(clk), .R(1'b0), .CE(enable),
.D(D[0]), .Q(Q[0]));
FDRE #(INIT(1'b0)) ff2 (.C(clk), .R(1'b0), .CE(enable),
.D(D[1]), .Q(Q[1]));
FDRE #(INIT(1'b0)) ff3 (.C(clk), .R(1'b0), .CE(enable),
.D(D[2]), .Q(Q[2]));

assign D[0] = (~Q[0] & (Up ^ Dw) & ~LD) | (Din[0] & LD) | (Q[0]
& ~enable);
assign D[1] = ((Q[1] ^ (Up & Q[0])) & ~Dw & ~LD) | ((Q[1] ^ (Dw
& ~Q[0])) & ~Up & ~LD) | (Din[1] & LD) | (Q[1] & ~enable);
assign D[2] = ((Q[2] ^ (Up & Q[1] & Q[0])) & ~Dw & ~LD) |
((Q[2] ^ (Dw & ~Q[1] & ~Q[0])) & ~Up & ~LD) | (Din[2] & LD) | (Q[2]
& ~enable);

assign UTC = &Q;
assign DTC = &(~Q);

endmodule

```

```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/22/2019 03:45:06 PM
// Design Name:
// Module Name: countUD5L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
////////////////////

module countUD5L(
    input clk,
    input Up,
    input Dw,
    input LD,
    input [4:0] Din, // only for load enabled

    output [4:0] Q,
    output UTC,
    output DTC
);

    wire enable;


```

```

assign enable = Up | Dw | LD; // if all on then load overrides.
up/dw cancel out
// ~enable = ~Up & ~Dw & ~LD;

wire [4:0] D;

    FDRE #(INIT(1'b0) ) ff0 (.C(clk), .R(1'b0), .CE(enable),
.D(D[0]), .Q(Q[0]));
    FDRE #(INIT(1'b0) ) ff1 (.C(clk), .R(1'b0), .CE(enable),
.D(D[1]), .Q(Q[1]));
    FDRE #(INIT(1'b0) ) ff2 (.C(clk), .R(1'b0), .CE(enable),
.D(D[2]), .Q(Q[2]));
    FDRE #(INIT(1'b0) ) ff3 (.C(clk), .R(1'b0), .CE(enable),
.D(D[3]), .Q(Q[3]));
    FDRE #(INIT(1'b0) ) ff4 (.C(clk), .R(1'b0), .CE(enable),
.D(D[4]), .Q(Q[4]));

assign D[0] = (~Q[0] & (Up ^ Dw) & ~LD) | (Din[0] & LD) | (Q[0]
& ~enable);
assign D[1] = ((Q[1] ^ (Up & Q[0])) & ~Dw & ~LD) | ((Q[1] ^ (Dw
& ~Q[0])) & ~Up & ~LD) | (Din[1] & LD) | (Q[1] & ~enable);
assign D[2] = ((Q[2] ^ (Up & Q[1] & Q[0])) & ~Dw & ~LD) |
((Q[2] ^ (Dw & ~Q[1] & ~Q[0])) & ~Up & ~LD) | (Din[2] & LD) | (Q[2]
& ~enable);
assign D[3] = ((Q[3] ^ (Up & Q[2] & Q[1] & Q[0])) & ~Dw & ~LD) |
((Q[3] ^ (Dw & ~Q[2] & ~Q[1] & ~Q[0])) & ~Up & ~LD) | (Din[3] &
LD) | (Q[3] & ~enable);
assign D[4] = ((Q[4] ^ (Up & Q[3] & Q[2] & Q[1] & Q[0])) & ~Dw
& ~LD) | ((Q[4] ^ (Dw & ~Q[3] & ~Q[2] & ~Q[1] & ~Q[0])) & ~Up &
~LD) | (Din[4] & LD) | (Q[4] & ~enable);

assign UTC = &Q;
assign DTC = &(~Q);

endmodule

```

```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/22/2019 03:45:06 PM
// Design Name:
// Module Name: countUD5L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
///////////////////
```

```
module counter4L(
    input clk,
    input CE,
    output [3:0] Q
);

    wire [3:0] D;

    FDRE #(INIT(1'b0) ) ff0 (.C(clk), .R(1'b0), .CE(CE), .D(D[0]),
.Q(Q[0]));
    FDRE #(INIT(1'b0) ) ff1 (.C(clk), .R(1'b0), .CE(CE), .D(D[1]),
.Q(Q[1]));
```

```
FDRE #( .INIT(1'b0) ) ff2 (.C(clk), .R(1'b0), .CE(CE), .D(D[2]),
.Q(Q[2]));  
FDRE #( .INIT(1'b0) ) ff3 (.C(clk), .R(1'b0), .CE(CE), .D(D[3]),
.Q(Q[3]));  
  
assign D[0] = (Q[0] ^ CE);  
assign D[1] = ((Q[1] ^ (CE & Q[0]))) | (Q[1] & ~CE);  
assign D[2] = ((Q[2] ^ (CE & Q[1] & Q[0]))) | (Q[2] & ~CE);  
assign D[3] = ((Q[3] ^ (CE & Q[2] & Q[1] & Q[0]))) | (Q[3] &  
~CE);  
  
endmodule
```

```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/24/2019 04:06:57 PM
// Design Name:
// Module Name: ring
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
////////////////////

module ring(
    input digsel,
    input clk,
    output [3:0] out
);

    wire [3:0] rcount;

    FDRE #(.INIT(1'b1) ) ff1 (.C(clk), .R(1'b0), .CE(digsel),
.D(rcount[3]), .Q(rcount[0])); // initalized to 1
    FDRE #(.INIT(1'b0) ) ff2 (.C(clk), .R(1'b0), .CE(digsel),
.D(rcount[0]), .Q(rcount[1]));

```

```
    FDRE #( .INIT(1'b0) ) ff3 (.C(clk), .R(1'b0), .CE(digsel),  
.D(rcount[1]), .Q(rcount[2]));  
    FDRE #( .INIT(1'b0) ) ff4 (.C(clk), .R(1'b0), .CE(digsel),  
.D(rcount[2]), .Q(rcount[3]));  
  
    assign out = rcount;  
  
endmodule
```

```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/24/2019 03:40:36 PM
// Design Name:
// Module Name: selector
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
///////////////////
```

```
module selector(
    input [3:0] sel,
    input [15:0] N,

    output [3:0] H
);
//H is x[15:12] when sel=(1000)
//H is x[11:8] when sel=(0100)
//H is x[7:4] when sel=(0010)
//H is x[3:0] when sel=(0001)

wire fail;
assign fail = (sel[0] & (!sel[3:1])) | (sel[1] & (!sel[3:2])) |
```

```
(sel[2] & sel[3]); // more than one is on

assign H = (N[15:12] & {4{sel[3] & ~fail}}) | (N[11:8] &
{4{sel[2] & ~fail}}) | (N[7:4] & {4{sel[1] & ~fail}}) | (N[3:0] &
{4{sel[0] & ~fail}});

endmodule
```

```
`timescale 1ns / 1ps
///////////////////////////////
// Company:
// Engineer:
//
// Create Date: 10/16/2019 06:41:25 PM
// Design Name:
// Module Name: hex7seg
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////
///////////////////
```

```
module hex7seg(
    input [3:0] n,
    input e, // enable

    output [6:0] seg
);

    m8_1e mux8A( .in({1'b0, n[0], n[0], 1'b0, 1'b0, ~n[0], 1'b0,
n[0]}), .sel({n[3], n[2], n[1]}), .e(e), .o(seg[0])); // A
    m8_1e mux8B( .in({1'b1, ~n[0], n[0], 1'b0, ~n[0], n[0], 1'b0,
1'b0}), .sel({n[3], n[2], n[1]}), .e(e), .o(seg[1])); // B
    m8_1e mux8C( .in({1'b1, ~n[0], 1'b0, 1'b0, 1'b0, 1'b0, ~n[0],
1'b0}), .sel({n[3], n[2], n[1]}), .e(e), .o(seg[2])); // C
```

```
m8_1e mux8D( .in({n[0], 1'b0, ~n[0], n[0], n[0], ~n[0], 1'b0,  
n[0]}), .sel({n[3], n[2], n[1]}), .e(e), .o(seg[3])); // D  
m8_1e mux8E( .in({1'b0, 1'b0, 1'b0, n[0], n[0], 1'b1, n[0],  
n[0]}), .sel({n[3], n[2], n[1]}), .e(e), .o(seg[4])); // E  
m8_1e mux8F( .in({1'b0, n[0], 1'b0, 1'b0, n[0], 1'b0, 1'b1,  
n[0]}), .sel({n[3], n[2], n[1]}), .e(e), .o(seg[5])); // F  
m8_1e mux8G( .in({1'b0, ~n[0], 1'b0, 1'b0, n[0], 1'b0, 1'b0,  
1'b1}), .sel({n[3], n[2], n[1]}), .e(e), .o(seg[6])); // G  
  
endmodule
```

```
`timescale 1ns / 1ps
///////////
// Company:
// Engineer:
//
// Create Date: 10/15/2019 03:33:43 PM
// Design Name:
// Module Name: m8_1e
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
///////////
///////////
```

```
module m8_1e(
    input [7:0] in,
    input [2:0] sel,
    input e, // enable

    output o
);

wire [7:0] temp;


assign temp[0] = in[0] & ~sel[2] & ~sel[1] & ~sel[0]; // 000
assign temp[1] = in[1] & ~sel[2] & ~sel[1] & sel[0]; // 001
assign temp[2] = in[2] & ~sel[2] & sel[1] & ~sel[0]; // 010
```

```
assign temp[3] = in[3] & ~sel[2] & sel[1] & sel[0]; // 011
assign temp[4] = in[4] & sel[2] & ~sel[1] & ~sel[0]; // 100
assign temp[5] = in[5] & sel[2] & ~sel[1] & sel[0]; // 101
assign temp[6] = in[6] & sel[2] & sel[1] & ~sel[0]; // 110
assign temp[7] = in[7] & sel[2] & sel[1] & sel[0]; // 111

assign o = (|temp) & e;

endmodule
```

41.000000 us




Lab 5

11/5/14

3:20PM

Inputs	Outputs	Q ₇	Q ₆	Q ₅	Q ₄	Q ₃	Q ₂	Q ₁	Q ₀
btnc	shortime	0	0	0	0	0	0	0	1
btnd	loadtime	0	0	0	0	0	0	0	0
btnd	cntime	0	0	0	0	0	0	1	0
btnd	inCU	0	0	0	0	0	1	0	0
btnd	inCD	0	0	0	0	0	0	0	0
btnd	Showscore	0	0	0	0	1	0	0	0
btnd	flashU	0	0	0	0	0	0	0	0
btnd	flashD	0	0	0	0	0	0	0	0
btnc / show score		1	0	0	0	0	0	0	0



J.W. 1-13 p.
#11
#1091
(20% penalty)

Lab 5 - States

- 1 before $\stackrel{0}{=}$ before · $\overline{\text{btnC}}$ + go · timeUp
- 1 ready $\stackrel{1}{=}$ $\overline{\text{btnC}}(\text{before} + \text{Dwn} + \text{Uwn} + \text{both}) + \text{readyList}$
- 2 go, $\stackrel{2}{=}$ ready · lastLED + go · $\overline{\text{timeUp}}$
- 3 Dfirst $\stackrel{3}{=}$ go · btnD + Dfirst · $\overline{\text{timeUp} \cdot \text{btnU}}$
- 4 Ufirst $\stackrel{4}{=}$ go · btnU + Ufirst · $\overline{\text{timeUp} \cdot \text{btnD}}$
- 5 both $\stackrel{5}{=}$ $\text{btnU} \cdot \text{btnD} \cdot \text{go} + \text{both} \cdot \overline{\text{btnC}}$
- 6 Dwn $\stackrel{6}{=}$ Dfirst · timeUp + Ufirst · $\overline{\text{btnD}}$ + Dwn · $\overline{\text{btnC}}$
- 7 Uwn $\stackrel{7}{=}$ Ufirst · timeUp + Dfirst · $\overline{\text{btnU}}$ + Uwn · $\overline{\text{btnC}}$

Stop counter when scored $\#$

fix scoring,