## Management and analysis of physics datasets, Part. 1

Second Laboratory

Antonio Bergnoli bergnoli@pd.infn.it 9/11/2021



Laboratory Introduction

Simulation - Testbenches

Combinational Logic Circuits

Multiplexer

Adder

Adder: common solutions

Homework



Laboratory Introduction

#### Goals

- Exploit the simulation tool.
- $\bullet\,$  Become familiar with components and  $port\ map.$



## VHDL naming convention

Signals/components	Name
Clock	clk
Reset	rst
Input Port	$port\_in$
Output Port	$port\_out$
VHDL file name	entity name. vhd
Test bench file name	$tb\_entity name.vhd$
Signal between 2 comps	$sign\_cmp1\_cmp2$



## Simulation - Testbenches

#### Simulation - reasons

- Once written the code describing the component, it is necessary check its working.
- Regarding on not trivial projects, simulation is a crucial and mandatory step in the
  development of the project: testing any firmware on hardware without simulation
  has to be avoided because it is unsafe and very time consuming.
- So with the simulation we are going to stimulate the inputs and check the accuracy of the outputs.

#### Simulation and VHDL(1)

#### What VHDL is designed for:

- Documentation: Formal description of a digital design;
- Synthesis: to **Infer** digital logic and digital sequential structures specifying a formal description;
- Verification: to assert that a design will behave correctly before implement it.

#### Simulation and VHDL(2)

- Only a subset of the language constructs are synthesizables: (IEEE 1076.6)
- All the language contstructs are allowed in simulation.

Check the following examples.



#### Testbench (1)

- To simulate the behavior of the code written, we have to make a VHDL file, in order to define the input stimuluses and so check the output evolution.
- This file is a testbench.
- The component to be tested (the "Hello World" top) has to be instantiated and the processes where the input signals values are described have to be written.
- The testbench does not have input and output ports in its entity declaration.


### Testbench (2)

- 1. Add sources;
- 2. Check "Add or create simulation sources";
- 3. Next  $\rightarrow$ :
- 4. Check "Create File";
- 5. File name: "tb\_top";
- 6. OK  $\rightarrow$ .
- 7. Finish  $\rightarrow$ ;
- 8. OK  $\rightarrow$ .
- 9. Yes  $\rightarrow$ .



### Testbench (3) Simulation Sources $\rightarrow$ sim 1 $\rightarrow$

#### tb\_top.



### Testbench (4)

```
entity tb top is
-- Port ( ):
end tb_top;
architecture Behavioral of tb_top is
component top is
 Port (btn in: in std logic:
        led_out : out std_logic );
end component;
signal btn, led : std logic;
begin
uut : top port map (btn in => btn, led out => led);
pl : process
   begin
      btn <= '0':
      wait for 200 ns:
      btn <= '1':
      wait for 200 ns:
      btn <= '0':
      wait for 200 ns:
   end process:
end Behavioral:
```




#### Testbench (5)

- 1. Declaration of the component to test. Suggest: copy/paste from top.vhd the piece of the code between *entity* and *end top*; and substitute *component* for *entity*.
- 2. Declaration of the internal signals. They are used to connect the component under test (Unit Under Test) to the stimulus.
- 3. Instantiation of the component. Each port is connected through the internal signals.
- 4. Definition of the input stimuluses. It is very very good practice check each input combination.

#### Simulation (1)

#### $SIMULATION \rightarrow Run Simulation \rightarrow Run Behavioral Simulation.$



13

#### Simulation (2)

- ullet With the Behavioral Simulation we check that the component works as expected.
- The output changes happen simultaneously to the input changes. This kind of simulation check the behavior of the code written without considering the delays of a real electronic system.



#### Simulation (3)

- With the same testbench used before we are going to check the behavior of the component afterward the implementation step. Here the simulation evaluates the logic gates delay and the interconnections delays;
- SIMULATION  $\to$  Run Simulation  $\to$  Run Post-Implementation Timing Simulation  $\to$  Yes;



If this simulation is successfully, almost always the project works in the hardware too.

Combinational Logic Circuits

### Reusability of the code

- The next examples show you as re-use the code already written.
- The code in this course is reused in the form of **components**.
- The components are then located in the top code.
- You'll can see a construction of a hierarchical design.



## How to use a component?


- 1. Declaration;
- 2. Instantiation.



# Multiplexer

## Multiplexer 2-1

Α	В	S	Υ
0	0	0	0
1	0	0	1
0	1	0	0
1	1	0	1
0	0	1	0
1	0	1	0
0	1	1	1
1	1	1	1




#### Mux 2-1 Code

```
entity mux21 is
 Port (a in : in std logic;
       b in : in std logic;
        sel in : in std logic:
       y out : out std logic);
end mux21:
architecture rtl of mux21 is
begin
process (a in, b in, sel in) is
begin
  if sel in = '0' then
     y out <= a in:
  else
    y out <= b in;
  end if:
end process;
end rtl:
```



#### Mux 2-1 Schematic






#### Mux 2-1 Testbench

```
lentity tb mux21 is
-- Port ( ):
end tb mux21:
architecture Behavioral of tb mux21 is
component mux21 is
  Port (a in : in std logic;
        b in : in std logic:
        sel in : in std logic:
        y out : out std logic);
end component:
signal a,b,sel,v : std logic:
begin
 uut : mux21 port map (a in => a, b in => b, sel in => sel, y out => y);
 p sel : process
 begin
    sel <= '0': wait for 200 ns:
    sel <= '1': wait for 200 ns:
 end process;
 p ab : process
 begin
    a <= '0': b <= '0': wait for 125 ns:
    a <= '0'; b <= '1'; wait for 125 ns;
    a <= '1': b <= '0': wait for 125 ns:
    a <= '1': b <= '1': wait for 125 ns:
 end process:
end Behavioral:
```



#### Mux 2-1 Behavioral Simulation






## Multiplexer 4-1 (1)

Α	В	С	D	S0	S1	Υ	Α	В	С	D	S0	S1	Υ
0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	0	0	0	1	1	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0	0	1	0
1	1	0	0	0	0	1	1	1	0	0	0	1	0
0	0	1	0	0	0	0	0	0	1	0	0	1	1
1	0	1	0	0	0	1	1	0	1	0	0	1	1
0	1	1	0	0	0	0	0	1	1	0	0	1	1
1	1	1	0	0	0	1	1	1	1	0	0	1	1
0	0	0	1	0	0	0	0	0	0	1	0	1	0
1	0	0	1	0	0	1	1	0	0	1	0	1	0
0	1	0	1	0	0	0	0	1	0	1	0	1	0
1	1	0	1	0	0	1	1	1	0	1	0	1	0
0	0	1	1	0	0	0	0	0	1	1	0	1	1
1	0	1	1	0	0	1	1	0	1	1	0	1	1
0	1	1	1	0	0	0	0	1	1	1	0	1	1
1	1	1	1	0	0	1	1	1	1	1	0	1	1
0	0	0	0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	1	0	0	1	0	0	0	1	1	0
0	1	0	0	1	0	1	0	1	0	0	1	1	0
1	1	0	0	1	0	1	1	1	0	0	1	1	0
0	0	1	0	1	0	0	0	0	1	0	1	1	0
1	0	1	0	1	0	0	1	0	1	0	1	1	0
0	1	1	0	1	0	1	0	1	1	0	1	1	0
1	1	1	0	1	0	1	1	1	1	0	1	1	0
0	0	0	1	1	0	0	0	0	0	1	1	1	1
1	0	0	1	1	0	0	1	0	0	1	1	1	1
0	1	0	1	1	0	1	0	1	0	1	1	1	1
1	1	0	1	1	0	1	1	1	0	1	1	1	1
0	0	1	1	1	0	0	0	0	1	1	1	1	1
1	n	1	1	1	0	0	1	n	1	1	1	1	1

## Multiplexer 4-1 (2)



#### Mux 4-1 Code

```
lentity mux41 is
    Port (a_in : in std_logic;
         b_in : in std_logic;
         c_in : in std_logic;
         d_in : in std_logic;
         sel_in : in std_logic;
         sel_in : in std_logic vector (1 downto 0);
         y_out : out std_logic);
end mux41;
```

#### architecture rtl of mux41 is

```
component mux21 is
  Port (a_in : in std_logic;
      b_in : in std_logic;
      sel_in : in std_logic;
      y_out : out std_logic);
end component;
```

## DECLARATION

```
signal y_m1_m3 : std_logic;
signal y_m2_m3 : std_logic:
```

#### **INSTANTIATIONS**


#### begin

#### 

end rtl;



#### Mux 4-1 Schematic




#### Mux 4-1 Constraints

```
## Buttons
set property -dict { PACKAGE PIN D9
                                       IOSTANDARD LVCMOS33 } [get ports { a in }]; #IO L6N TO VREF 16 Sch=btn[0]
set property -dict { PACKAGE PIN C9
                                       IOSTANDARD LVCMOS33 } [get ports { b in }]; #IO L11P T1 SRCC 16 Sch=btn[1]
set property -dict { PACKAGE PIN B9
                                       IOSTANDARD LVCMOS33 } [get_ports { c_in }]; #IO_L11N_T1_SRCC_16 Sch=btn[2]
set property -dict { PACKAGE PIN B8
                                       IOSTANDARD LVCMOS33 } [get ports { d in }]; #IO L12P T1 MRCC 16 Sch=btn[3]
## Switches
set property -dict { PACKAGE PIN A8
                                       IOSTANDARD LVCMOS33 } [get ports { sel in[0] }]: #IO L12N T1 MRCC 16 Sch=sw[0]
set property -dict { PACKAGE PIN C11
                                       IOSTANDARD LVCMOS33 } [get ports { sel in[1] }]; #IO L13P T2 MRCC 16 Sch=sw[1]
## RGB LEDs
set property -dict { PACKAGE PIN El IOSTANDARD LVCMOS33 } [get ports { y out }]; #IO L18N T2 35 Sch=led0 b
```

Adder

Α	В	Cin	Yout	Cout
0	0	0	0	0
1	0	0	1	0
0	1	0	1	0
1	1	0	0	1
0	0	1	1	0
1	0	1	0	1
0	1	1	0	1
1	1	1	1	1

0+0+0 = 0 1+0+0 = 1 0+1+0 = 1 1+1+0 = 2 0+0+1 = 1 1+0+1 = 2 0+1+1 = 2 1+1+1 = 3






#### Add1b code

```
Library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
entity adder 1b is
  Port (a in : in std logic;
         b in : in std logic;
         c in : in std logic:
         v out : out std logic:
        c out : out std logic);
end adder 1b:
architecture rtl of adder_lb is
begin
y out <= a in xor b in xor c in;
c out \leq (a in and \overline{b} in) or (a in and c in) or (b in and c in);
end rtl:
```



#### Adder 4 bit



#### Add4b Code

```
entity adder_4b is
Port (a_in : in std_logic_vector(3 downto 0);
    b_in : in std_logic_vector(3 downto 0);
    y_out : out std_logic_vector(4 downto 0) );
end adder_4b;
```

```
component adder_lb is
  Port (a_in : in std_logic;
    b_in : in std_logic;
    c_in : in std_logic;
    c_ju : out std_logic;
    c_out : out std_logic;
end component;
```

architecture rtl of adder\_4b is

#### **DECLARATION**

```
signal y_al_a2, y_a2_a3, y_a3_a4 : std_logic;
```


#### INSTANTIATION

#### begin

NFN

end rtl;

### Add4b Schematic



#### Add4b Constraints

```
## Buttons
set property -dict { PACKAGE PIN D9
                                       IOSTANDARD LVCMOS33 } [get ports { a in[0] }]; #IO L6N TO VREF 16 Sch=btn[0]
set property -dict { PACKAGE PIN C9
                                       IOSTANDARD LVCMOS33 }
                                                             [get ports { a in[1] }]; #IO L11P T1 SRCC 16 Sch=btn[1]
                                                             [get ports { a in[2] }]: #IO L11N T1 SRCC 16 Sch=btn[2]
set property -dict { PACKAGE PIN B9
                                       IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN B8
                                       IOSTANDARD LVCMOS33 } [get ports { a in[3] }]; #IO L12P T1 MRCC 16 Sch=btn[3]
## Switches
set property -dict { PACKAGE PIN A8
                                       IOSTANDARD LVCMOS33 }
                                                             [get ports { b in[0] }]: #IO L12N T1 MRCC 16 Sch=sw[0]
set property -dict { PACKAGE PIN Cll
                                       IOSTANDARD LVCMOS33 }
                                                              [qet ports { b in[1] }]; #IO L13P T2 MRCC 16 Sch=sw[1]
set property -dict { PACKAGE PIN C10
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports { b in[2] }]: #IO L13N T2 MRCC 16 Sch=sw[2]
set property -dict { PACKAGE PIN Al0
                                       IOSTANDARD LVCMOS33 } [get ports { b in[3] }]: #IO L14P T2 SRCC 16 Sch=sw[3]
## RGB LEDS
set property -dict { PACKAGE PIN F6
                                                             [get ports { v out[0] }]; #IO L19N T3 VREF 35 Sch=led0 a
                                       IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN J4
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports { v out[1] }]: #IO L21P T3 DOS 35 Sch=led1 a
set property -dict { PACKAGE PIN J2
                                       IOSTANDARD LVCMOS33 }
                                                              [get ports { y out[2] }]; #IO L22N T3 35 Sch=led2 g
set property -dict { PACKAGE PIN H6
                                                              [get ports { v out[3] }]: #IO L24P T3 35 Sch=led3 a
                                       IOSTANDARD LVCMOS33 }
set property -dict { PACKAGE PIN H5
                                       IOSTANDARD LVCMOS33 } [qet ports { y out[4] }]; #IO L24N T3 35 Sch=led[4]
```

Adder: common solutions

#### Adder: most common solution

end rtl:

```
library IEEE:
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
   arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
entity adder 4b is
  generic (N : integer := 4);
  Port (a in : in std logic vector(N-1 downto 0);
        b in : in std logic vector(N-1 downto 0);
        y out : out std logic vector(N downto 0) );
end adder 4b:
architecture rtl of adder 4b is
begin
v out <= std logic vector(unsigned('0' & a in) + unsigned('0' & b in));</pre>
```



### Adder: more elegant solution

```
entity adder 4b is
 generic (N : integer := 4);
 Port (a in : in std logic vector(N-1 downto 0);
        b in : in std logic vector(N-1 downto 0):
        v out : out std logic vector(N downto 0) ):
end adder 4b;
architecture rtl of adder 4b is
component adder 1b is
 Port (a in : in std logic;
        b in : in std logic:
       c in : in std logic:
        v out : out std logic:
       c out : out std logic);
end component:
signal v an anl : std logic vector(N downto 0);
begin
y_an_an1(0) <= '0';</pre>
y out(N) <= y an anl(N);
adders : for i in O to N-1 generate
 add: adder lb port map \frac{a + b}{a} in(i), b in => b in(i), c in => y an anl(i), y out => y out(i), c out => y an anl(i+1));
end generate adders:
end rtl:
```

#### What remember ...

- In the first example you see the power of the VHDL code. Just with a code line you can replace the instantiation of a lot of logic gates and components. The work is done by the "compiler".
- The use of the **generic** is very common. It is essential in order to write a code reusable.
- generic together with generate statement is very useful.



Homework

### Suggested exercises

- Redo 1.2.3, .... N times the exercises. Or finish them.
- Get the code more complicated.

Use a mux 2-1 and a 3 bit adder in order to implement an adder-subtractor.

If BTN0 is '0' the circuit works as an adder else as a subtractor.

a\_in is drived by BTN1, BTN2 and BTN3.

b\_in is drived by SW1,SW2 and SW3.

The output is represented in LD4, LD3, LD2, LD1 and LD0.

LD4 represent the sign bit, that is LD4 = '1' means negative number else positive number.

**Hint**: exploit the two's complement properties.