COURSE: MANAGEMENT AND ANALYSIS OF PHYSICS DATASETS, MODULE A

# Implementation of a FIR filter to process signals from a PMOD audio in VHDL

GITHUB REPO: HTTPS://GITHUB.COM/AIDINATTAR/PMOD-FIR-FILTER-VHDL

Agosti Luca<sup>1</sup>, Attar Aidin<sup>1</sup>, Baci Ema<sup>1</sup>, and Coppi Alberto<sup>1</sup>

<sup>1</sup>Dipartimento di Fisica e Astronomia "Galileo Galilei", Università degli Studi di Padova

February 20, 2022

# **Abstract**

The goal of this lab project is the implementation of a simple FIR-filter on a FPGA and its employment in an audio system obtained using a Pmod I2S2. Our task is to write down the VHDL source code that will be synthetized and implemented in the hardware.

The top entity implemented is shown in Fig. 1 and in Fig. 2. The filter block communicates with both the PC and the Pmod. Input data, digitized by the Pmod, are retrieved through a I2S receiver, filtered, and then sent back through a I2S transmitter; filtered data are also sent through a UART transmitter to the PC.




Figure 1: Scheme of communication between the Python script and the FIR filter block through the UART protocol.




Figure 2: Scheme of communication between the the FIR filter block and the Pmod through the I2S protocol.

#### Keywords

VHDL, FPGA, FIR filter, PMOD

# 1 Introduction

#### 1.1 **PMOD I2S2**

Inter-IC Sound  $(I^2S)$ , is an electrical serial bus interface standard used for connecting digital audio devices together. The I2S bus separates clock and serial data signals, resulting in simpler receivers than those required for asynchronous communications systems that need to recover the clock from the data stream. A picture of I2S Pmod is shown in Figure 3. This module is equipped with an ADC, which digitizes the analog signal and sends it to the I2S transmitter, and a DAC, which takes the digital signals coming from the I2S receiver and converts them to analog signals.



Figure 3: Digilent I2S Pmod

In our project input data, *i.e.* an audio stream, coming from the Pmod ADC are split into left and right channels and sent to two FIR filters, one for each channel. Then, each filter performs a different type of filtering, *i.e.* low-pass or high-pass, and finally filtered data are sent back to the Pmod DAC, thus obtaining a filtered analog audio stream with audible differences between the two channels.

#### 1.2 FIR filter

The Finite Impulse Response (FIR) filter is a filter whose impulse response is of finite duration. Given an input sequence of N data samples  $\{x_i\}_{i=1,\ldots,N}$ , the output of a k-th order fir filter  $\{y_i\}_{i=1,\ldots,N}$  is given by:

$$y[n] = b_0 x[n] + b_1 x[n-1] + \dots + b_{k-1} x[n-k+1] = \sum_{i=0}^{k-1} b_i \cdot x[n-i]$$
(1)

1.2 FIR filter 1 INTRODUCTION

The coefficients  $b_i$  represent the impulse response at the  $i^{th}$  instant and characterize the behaviour of the filter. The typical structure of the filter is schematized in Fig. 4.




Figure 4:  $N^{th}$  order FIR filter.

We chose to implement two  $15^{th}$  order FIR filter with cutoff frequency of  $1000~{\rm Hz}$ . In order to compute the corresponding filter coefficients, we use the firwin method of the scipy.signal library. It takes in input the number of coefficients, the cutoff frequency, the sampling frequency of the signal and the filter type.

```
b = signal.firwin(numtaps=15, cutoff=1000, fs=44102,
     pass_zero='lowpass')
b = signal.firwin(numtaps=15, cutoff=1000, fs=44102,
     pass_zero='highpass')
```

The obtained coefficients for the low-pass filter are:

$b_0$	$b_1$	$b_2$	$b_3$	$b_4$
0.009	0.015	0.031	0.056	0.084
$b_5$	$b_6$	$b_7$	$b_8$	$b_9$
0.110	0.128	0.135	0.128	0.110
$b_{10}$	$b_{11}$	$b_{12}$	$b_{13}$	$b_{14}$
0.084	0.056	0.031	0.015	0.009

Table 1: Values of low-pass coefficients

Note that coefficients are symmetric and they sum up to one.

Instead, for the high-pass filter:

$b_0$	$b_1$	$b_2$	$b_3$	$b_4$
-0.003	-0.005	-0.011	-0.018	-0.028
$b_5$	$b_6$	$b_7$	$b_8$	$b_9$
-0.037	-0.043	0.95	-0.043	-0.037
$b_{10}$	$b_{11}$	$b_{12}$	$b_{13}$	$b_{14}$
-0.028	-0.018	-0.011	-0.005	-0.003

Table 2: Values of high-pass coefficients

We note that in this case the coefficients are not normalized to 1.





Figure 5: Coefficients of the two filters.

Then, using the freqz function of the scipy.signal package, we calculated the response in the frequency domain. Results with amplitude and phase as functions of the frequency are reported in Fig. 6 and Fig. 8.






Figure 6: Frequency response of a low pass FIR filter.

1.3 UART 1 INTRODUCTION




Figure 7: Frequency response of a low pass FIR filter with 150 taps.




Figure 8: Frequency response of a high pass FIR filter.




Figure 9: Frequency response of a high pass FIR filter with 151 taps.

Looking at the gain trend, one can recognize the typical lowpass (6) and high-pass (8) behaviours. Note that using only 15 taps the bandwidth seems to be wider than the one expected knowing the cutoff frequency. Adding more and more taps the filter behaviour starts to resemble the ideal behaviour, as we can see in Figure 7 and in Figure 9 obtained setting the number of taps respectively 150 and 151 (for the high-pass) we cannot have even number of taps). As expected the phase response is linear given the nature of the FIR filter (note the logarithmic scale on the frequency axis). This means that each frequency is shifted in time such that the result is an overall delay of the signal. From the theory we know that the delay is linked to the number of taps by the relation:

$$delay = \frac{N_{taps} - 1}{2f_{sampling}}$$

#### **1.3 UART**

To make the filter able to communicate with a serial port we connected it to a Full Universal Asynchronous Receiver-Transmitter (UART) machine: this is composed by a receiver module and a transmitter module whose composition is depicted in Fig. 10.




Figure 10: Scheme of UART transmitter

Originally data are transmitted with a baudrate of 115200 symbols per second, one bit per time, which is the 8-bit representation of an integer number in the range [0, 255]. In our project we use only the transmitter in order to send filtered data to the PC for further analysis. Moreover we modified the frequency of the baudrate in order to avoid data loss. The I2S

transceiver provides data for left and right channels with a frequency of  $f_d=44.1\,\mathrm{kHz}$ . We chose to send 8 bits for each channel (we take the 8 MSB for each 24-bit data). Thus, as 22 we spend 3 more baudrate clock cycles in order to change state of the UART, we need the frequency of the baudratee to be 25 fb >  $2\cdot11\cdot f_d=970.2\,\mathrm{kHz}$ . So, given in input a clock of fc = 11.29 MHz the baudrate divisor must be  $d=\frac{f_c}{f_b}\leq11$ .

# 2 Data format and precision

The width of the data that can be received and transmitted by the Pmod is 24 bits. However the arithmetical operations performed by the FIR filter lead to an increase in the data size.

Indeed, when considering two binary numbers A1, A2 represented by N1, N2 bits:

- A1 + A2 is represented by  $\max\{N1, N2\} + 1$  bits,
- $A1 \cdot A2$  is represented by N1 + N2 bits.

Since we are processing our 24-bits input data with a 15 taps FIR-filter, the output will be 37 bits long, considering sums of couples for each step. As we need to send it back to the Pmod, we recast it into a 24-bits representation.

In order to simplify arithmetic operations in the FPGA, only integer numbers are used. Since the FIR-filter coefficients are signal p\_data clearly float, we need to scale them up in order to represent signal r\_mult them as integers. (coeff11, 8), to\_s signal p\_data r\_add\_s

Considering that the coefficients values are always less than 1, to retrieve 8-bits signed integers, we scale-up the coefficients of a factor  $Q=2^7$ . This will allow us to consider the 7 Least Significant Bits of the output number as its fractional part. For the coefficient, the values actually used by the VHDL code, are obtained through an approximation leading eventually to get a number that may differ of  $0.5 \cdot 2^{-7}$  from the expected one.

On the other hand, since the UART protocol can deal with only 8-bits values in order to send data to the PC we need to do a further recast, taking only the first 8 Most Significant Bits (MSB) and eventually multiply the results by the constant value of  $2^{16}$ .

# 3 VHDL Implementation

Here the VHDL code used for the project is shown.

# 3.1 FIR filter

```
| library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
5 entity fir_filter is
6 generic (
      d_width : integer;
      shift
               : integer;
      coeff1
               : integer;
      coeff2
               : integer;
10
      coeff3
                 integer;
11
      coeff4
                 integer;
      coeff5
                 integer;
      coeff6
                 integer;
                integer;
      coeff7
16
      coeff8
               : integer:
      coeff9
                 integer;
17
     coeff10 : integer;
```

The input signals of the FIR-filter entity are the clock, the reset, the input data, the width of the data in bits, the shift (to make the coefficients integers) and the coefficients. We decided to define the coefficients in the generic map in order to allow different filters for the two channels.

```
rarchitecture rtl of fir_filter is
3 type t_data_pipe
                      is array (0 to 14) of signed(d_width-1
       downto 0);
4 type t_coeff
                       is array (0 to 14) of signed(7
       downto 0);
5 type t_mult
                       is array (0 to 14) of signed(8+d_width-1
       downto 0);
7 signal r_coeff: t_coeff := (to_signed(coeff1 , 8),
       to_signed(coeff2 , 8), to_signed(coeff3 , 8), to_signed
(coeff4 , 8), to_signed(coeff5 , 8), to_signed(coeff6 ,
       8), to_signed(coeff7 , 8), to_signed(coeff8 , 8), to_signed(coeff9 , 8), to_signed(coeff10, 8), to_signed
       (coeff11, 8), to_signed(coeff12, 8), to_signed(coeff13,
        8), to_signed(coeff14, 8), to_signed(coeff15, 8));
                     : t_data_pipe;
                      : t_mult;
10 signal r_add_st1 : signed(13+d_width downto 0);
```

Here the needed signals and custom types are defined,  $r_{coeff}$  is an array containing the coefficients for the FIR filter, converted to signed, since for the high-pass FIR filter we have both positive and negative coefficients. The other signals are used to store the results of sums and multiplications.

The code is then implemented using several processes in which sums and multiplications are performed:

```
p_input : process (rst,clk)
   if(rst='1') then
      p_data
                    <= (others=>(others=>'0'));
    elsif(rising_edge(clk)) then
                   <= signed(i_data)&p_data(0 to p_data'length</pre>
      p_data
   end if:
9 end process p_input;
ii p_mult : process (rst,clk)
12 begin
   if(rst='1') then
13
                    <= (others=>(others=>'0'));
14
      r mult
    elsif(rising_edge(clk)) then
15
      for k in 0 to p_data'length-1 loop
16
        r_mult(k)
                          <= p_data(k) * r_coeff(k);
      end loop;
    end if;
20 end process p_mult;
21
22 p_add_st1 : process (rst,clk)
23 begin
   if(rst='1') then
24
25
      r_add_st1
                     <= (others=>'0');
26
    elsif(rising_edge(clk)) then
      r add st1 <= resize(r mult(0), r add st1'length) +
       resize(r_mult(1),r_add_st1'length) + resize(r_mult(2),
       r_add_st1'length) + resize(r_mult(3),r_add_st1'length)
       + resize(r_mult(4),r_add_st1'length) + resize(r_mult(5)
       ,r_add_st1'length) + resize(r_mult(6),r_add_st1'length)
       + resize(r_mult(7), r_add_st1'length) + resize(r_mult(8), r_add_st1'length) + resize(r_mult(9), r_add_st1'
       length) + resize(r_mult(10),r_add_st1'length) + resize(
       r_mult(11),r_add_st1'length) + resize(r_mult(12),
```

3.2 12S tranceiver 3 VHDL IMPLEMENTATION

```
r_add_st1'length) + resize(r_mult(13),r_add_st1'length) | ARCHITECTURE rtl OF top IS
         resize(r_mult(14),r_add_st1'length);
28
   end if:
29 end process p_add_st1;
30
31 p_output : process (rst,clk)
32 begin
   if (rst='1') then
33
                 <= (others=>'0');
34
      o_data
    elsif(rising_edge(clk)) then
35
36
     o data
                 <= std_logic_vector(r_add_st1(shift+23
      downto shift));
    end if;
38 end process p_output;
                                                                  11
```

#### 3.2 I2S tranceiver

The code used was taken from [1] and will not be reported in details, but just described regarding the key points of it.

The code uses three clocks: the master clock, the serial clock and the word select. The first is used to derive the others and to give rhythm to the operations performed by the I2S. The second, which is 4 times slower then the first one, is used to transmit and receive data on the I2S serial bus. Finally the word select is 64 times slower than the serial clock and is used to select the channel whose data we want to send or receive and to give rhythm to data, such that we are capable to transmit and receive data from each channel at this frequency. The factor 64 is due to the need of transmitting 48 bits of data on the serial bus (24 for each channel).

$f_m$	$f_s$	$f_{ws}$
11.29 MHz	$2822.5~\mathrm{KHz}$	44.102 KHz

Table 3: Frequency of each clock

Beside this, what the module does is taking data digitalized through the Pmod send it to the FPGA and, after having filtered them through the FIR filter module, send them again in output to the PMOD which will convert again in an analogic signal. 22

### 3.3 Top level module

```
ENTITY top IS
     GENERIC (
                 : INTEGER := 7;
          shift
          d_width : INTEGER := 24);
     PORT (
          CLK100MHZ
                          IN STD LOGIC;
          reset_n
                        :
                          IN
                              STD_LOGIC;
                              STD LOGIC:
          rst 1
                       :
                          IN
                              STD LOGIC;
          rst r
                          IN
                              STD_LOGIC;
          rst_uart
                          IN
                          OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
          mclk
          sclk
                          OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
13
                          OUT STD LOGIC VECTOR(1 DOWNTO 0);
          WS
14
          sd rx
                       :
                          IN
                              STD LOGIC;
                          OUT STD LOGIC:
          sd_tx
15
                          OUT STD LOGIC);
          uart_rxd_out :
17 END top;
```

```
SIGNAL master_clk
                               STD_LOGIC;
     SIGNAL serial_clk
                               STD_LOGIC := '0';
                               STD_LOGIC := '0';
     SIGNAL word select
                               STD_LOGIC := '0';
     SIGNAL n_word_select
     SIGNAL l_data_rx
                               STD_LOGIC_VECTOR(d_width-1
6
     SIGNAL r_data_rx
                               STD LOGIC VECTOR(d width-1
      DOWNTO 0);
     SIGNAL l_data_tx
                            : STD_LOGIC_VECTOR(d_width-1
      DOWNTO 0);
     SIGNAL r data tx
                            : STD LOGIC VECTOR(d width-1
      DOWNTO 0);
                              STD_LOGIC_VECTOR(7 DOWNTO 0);
     SIGNAL data_tx_uart
12
13
     SIGNAL uart tx
                               STD LOGIC:
     SIGNAL data valid
                               STD LOGIC := '1';
14
     SIGNAL busy
                               STD LOGIC;
15
     TYPE state_t IS (idle_1, left, prebusy_1, checkbusy_1,
                       idle_r, right, prebusy_r, checkbusy_r)
     SIGNAL state : state_t := idle_l;
```

Here the needed signals and custom types are defined. We defined the state signal to use it in the state machine we will explain later in the report.

```
COMPONENT clk_wiz_0 IS
      PORT (
          clk in1
                          IN STD_LOGIC := '0';
          clk_out1
                          OUT STD LOGIC);
5 END COMPONENT;
 COMPONENT i2s_transceiver IS
      GENERIC (
          mclk_sclk_ratio :
                              INTEGER := 4;
          sclk_ws_ratio :
                              INTEGER := 64;
          d width
                               INTEGER := 24);
      PORT (
12
13
          reset_n
                          IN
                                STD LOGIC;
14
          mclk
                          IN
                                STD LOGIC;
                       :
                          OUT
                                STD LOGIC:
15
          sclk
                                STD_LOGIC;
16
          WS
                          OUT
          sd_tx
                                STD_LOGIC;
          sd_rx
                           IN
                                STD_LOGIC;
          l_data tx
                          IN
                                STD_LOGIC_VECTOR(d_width-1
       DOWNTO 0);
          r data tx
                          IN
                                STD LOGIC VECTOR (d width-1
                       :
       DOWNTO 0);
          l_data_rx
                          OUT
                                STD_LOGIC_VECTOR (d_width-1
       DOWNTO 0);
                       : OUT
          r_data_rx
                                STD_LOGIC_VECTOR(d_width-1
       DOWNTO 0));
23 END COMPONENT;
24
25 COMPONENT fir filter IS
27
          d_width
                   : integer := 24;
28
          shift
                    : integer :=
29
          coeff1
                    : integer;
          coeff2
                    : integer;
30
31
          coeff3
                    : integer;
          coeff4
                    : integer;
          coeff5
33
                     integer;
34
          coeff6
                    : integer;
35
          coeff7
                    : integer;
36
          coeff8
                    : integer:
37
          coeff9
                    : integer;
38
                      integer;
          coeff11
                      integer;
39
40
          coeff12
                      integer;
41
          coeff13
                    : integer;
                    : integer;
42
          coeff14
          coeff15
43
                    : integer);
          rst
                      : in
                            std_logic;
                            std logic vector( d width-1 downto
          i data
                      : in
        0):
          o_data
                      : out std_logic_vector( d_width-1 downto
        0));
     PORT (
        clock
                      : in std logic;
        data_to_send : in std_logic_vector(7 downto 0);
```

```
55    data_valid : in std_logic;
56    busy : out std_logic;
57    uart_tx : out std_logic);
58 END COMPONENT uart_transmitter;
```

Here the components are defined: we used clk\_wiz\_0 which is a buffer for the system clock, i2s\_tranceiver which inputs and outputs the serial data from each of the two channels, fir\_filter which filters the data according to the coefficients passed and uart\_transmitter which sends the data to the PC.

#### 3.3.1 State Machine

Since we get data from two channels but the UART can be only one, due to the limitations in physical ports, we need to send all the data through a single serial port. Then, what we do is using a state machine as following to alternate data from the two channels.

1 uut: top port map(CLK100MHZ => s\_clk, reset\_n => s\_rst, rst\_r => s\_rst\_r, rst\_l => s\_rst\_l, sd\_rx => s\_sd\_rx, sd\_tx => s\_sd\_tx, mclk => s\_mclk, sclk => s\_sclk, ws s\_ws, uart\_rxd\_out => s\_uart\_rxd\_out); using a state machine as following to alternate data from the two channels.

```
rp_uart_transmitter : process (master_clk, busy)
      if rst_uart = '1' then
           data_valid <= '0';
           state <= idle_l;
      elsif rising_edge(master_clk) then
           case state is
               when idle 1 =>
                    if ws(0) = '1' then
                        state <= left;
                        data_valid <= '1';
                    end if;
13
               when left =>
14
                    data_tx_uart <= std_logic_vector(l_data_tx</pre>
       (23 downto 16));
                    state <= prebusy 1;
15
               when prebusy_1 =>
16
                    state <= checkbusy_1;
               when checkbusy_1 =>
   if busy = '0' then
19
20
                        state <= idle r;
                    end if;
21
                    data_valid <= '0';
22
               when idle_r =>
                    if ws(0) = '0' then
                        state <= right;
25
                        data_valid <=
26
                    end if;
27
               when right =>
28
                    data_tx_uart <= std_logic_vector(r_data_tx
       (23 downto 16));
                    state <= prebusy_r;
               when prebusy_r =>
    state <= checkbusy_r;</pre>
31
32
               when checkbusy_r =>
   if busy = '0' then
33
                        state <= idle_l;
                    end if;
36
                    data_valid <= '0';
37
38
           end case;
      end if:
39
40 end process p_uart_transmitter;
```

Basically what the state machine does is the following:

- if the reset button is pressed data\_valid is set to zero in order to make UART not sending anything, to allow starting always with the left channel in data sending and in this way removing the ambiguity of the channel sent first;
- at each rising of the master\_clk it begins a succession of states: since the value of ws (0) corresponds to the channel we are retrieving, we check we are in the left channel and so we give to the variable data\_tx\_uart such that at the next clock the data sent will be the one of the left channel;

- the next states are prebusy and checkbusy such that we wait one clock and then until the data is completely sent, making UART not busy anymore;
- the same operations are repeated for the right channel.

# 4 Vivado simulation

Before testing our code on the FPGA, we build a testbench of the top structure that reads an input signal from file and gives it back after the filtering thanks to the transmitter.

Here we present the principal processes involved:

```
rst_r => s_rst_r, rst_1 => s_rst_1, sd_rx => s_sd_rx,
sd_tx => s_sd_tx, mclk => s_mclk, sclk => s_sclk, ws =>
         s_ws, uart_rxd_out => s_uart_rxd_out );
 3 p_clk : process is
 4 begin
      s_clk <= '1'; wait for 5 ns;
       s_clk <= '0'; wait for 5 ns;
 7 end process p_clk;
 9 p_rst : process is
11
      s_rst <= '1'; wait for 10 ns;
       s_rst <= '0'; wait;
12
13 end process p_rst;
14
15 p_rst_l : process is
16 begin
      s_rst_1 <= '1'; wait for 10 ns;
s_rst_1 <= '0'; wait;
18
19 end process p_rst_l;
21 p rst r : process is
22 begin
       s_rst_r <= '1'; wait for 10 ns;
s_rst_r <= '0'; wait;</pre>
25 end process p_rst_r;
26
27 p_sd_rx : process is
28 variable v_LINE : line;
29 variable i_data : integer;
30 begin
       file_open(file_VECTORS, "/home/aidin/CrucialSSD/
       University/Management_and_Analysis_of_Physics_Datasets/
Laboratory/input.txt", read_mode);
       wait until rising_edge(s_clk);
       data : while not endfile(file_VECTORS) loop
33
          readline(FILE_VECTORS, v_LINE);
35
            read(v_LINE, i_data);
           if i_data = 1 then
36
                s_sd_rx <= '1'; wait for 5 ns;
37
38
                s_sd_rx <= '0'; wait for 5 ns;
40
             end if;
       end loop data;
42 end process p_sd_rx;
```

The outcome of the simulation is reported in Figure 11.




Figure 11: Simulation of the whole configuration.

# 5 Results

In order to quantify the results obtained we tested the configuration using severe audio tracks and downloaded the data sent by the UART module trough a python script:

Since the UART module send the data alternating right and left channel we need to separate them, and then adjust them considering that we are dealing with signed data.

# **5.1** Range 20-15000 Hz

We first tried to input an audio track of frequencies going from 20Hz to 15KHz in a time interval of  $\sim 2$  minutes, using this video.




Figure 12: Wave form received from the FIR filter through UART protocol.

We immediately see the difference between the low-pass filter and the high-pass filter. Indeed while the first starts from a greater amplitude falling at high frequencies, the latter starts from a smaller amplitude increasing at high frequencies.

We can see better this behaviour in the chart in Figure 12: we plotted the response in frequency registered by the two filters, obtained with a Fast Fourier Transform (FFT) using the function magnitude\_spectrum of the library matplolib.pyplot.

In the FFT plot one can see that the low-pass has a greater magnitude than the high-pass filter for low frequencies, while this behaviour is inverted for  $f\gtrsim 2000\,\mathrm{Hz}$  as expected.

#### **5.2** Single Frequency

We then tried to input two single frequency audio track, one of 200Hz and one of 10KHz.

We can see that, as expected, the wave is reconstructed better for the low-pass filter, but both the low-pass and the high-pass




Figure 13: Response in frequency registered by the two filters.




Figure 14: Wave form received from the FIR filter through UART protocol using a frequency of  $200\,\mathrm{Hz}$ .




Figure 15: Response in frequency registered by the two filters using a frequency of  $200\,\mathrm{Hz}.$ 

filters reconstruct the wave at  $200\,\mathrm{Hz}$ . There are some different frequencies for both the filters, such as  $f=197\,\mathrm{Hz}$  which can be due to interference or not absolute cleanness of the audio track used.




Figure 16: Wave form received from the FIR filter through UART protocol using a frequency of 10 KHz.




Figure 17: Response in frequency registered by the two filters using a frequency of  $10\,\mathrm{KHz}$ .

For the 10KHz the difference is much more evident both in time domain and in frequency domain. This is due to the fact that both filters have a cutoff frequency of 1000Hz which is quite a middle frequency and so using a low frequency of 200Hz is not enough to see a evident difference. What it should be done is using a more 'extreme' cutoff frequency for both of the filters.

# **5.3** Severe frequencies together

The last thing we tried is an analysis of severe single frequencies all together.

We can see in Figures 18 and 19 that for low frequencies the high-pass filter tries to knock down the signals while for high frequencies the low-pass filter does that.

# **Conclusions**

We implemented a FIR filter to process signals coming from a PMOD audio on FPGA and, before testing the code on the hardware, we simulated its behaviour with the Vivado tool. We validated our results through the Fourier spectral analysis of




Figure 18: Wave form received from the FIR filter through UART protocol.




Figure 19: Response in frequency registered by the two filters.

the output signals. The results are comparable with our expectations.

Eventual future developments of the project will be the implementation of the UART receiver to take the coefficients of the filters as input through a python script.

# References

[1] DIGIKEY-ELECTRONICS. I2s pmod quick start (vhdl). https://forum.digikey.com/t/i2s-pmod-quick-start-vhdl/13065. Accessed: 2022-02-17.