Use	Connections	Nam e	Description	Export	Clock	Base	End	IRQ
<b>V</b>	1	□ CLOCK_50_I	Clock Source					
	머	clk_in	Clock Input	clk				
	머	clk_in_reset	Reset Input	reset				
		clk	Clock Output	Click to export	CLOCK_50_I			
		clk_reset	Reset Output	Click to export				
<b>V</b>		□ onchip_memory2_0	On-Chip Memory (RAM or ROM)					
	$\vdash$	clk1	Clock Input	Click to export	CLOCK_50_I			
		s1	Avalon Memory Mapped Slave	Click to export	[clk1]		0x000005ff	
	<del>                                   </del>	reset1	Reset Input	Click to export	[clk1]			
V		□ nios 2_qs ys_0	Nios II Processor					
	$\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	clk	Clock Input	Click to export	CLOCK_50_I			
	<del>                                   </del>	reset_n	Reset Input	Click to export	[clk]			
		data_master	Avalon Memory Mapped Master	Click to export	[clk]	IRQ O	IRQ 31	. <del> </del>
		instruction_master	Avalon Memory Mapped Master	Click to export	[clk]			
		jtag_debug_module_reset	Reset Output	Click to export	[clk]			
		jtag_debug_module	Avalon Memory Mapped Slave	Click to export	[clk]		0x00000fff	
		custom_instruction_master	Custom Instruction Master	Click to export				
<b>V</b>		⊟ jtag_uart_0	JTAG UART					
	$\longrightarrow$	clk	Clock Input	Click to export	CLOCK_50_I			
	<del>\</del>	reset	Reset Input	Click to export	[clk]			
	<u></u>	avalon_jtag_slave	Avalon Memory Mapped Slave	Click to export	[clk]		0x00000007	<b>├</b>