







Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		CLOCK_50_I clk_in clk_in_reset clk clk_reset	Clock Source Clock Input Reset Input Clock Output Reset Output	clk reset <i>Click to export</i> <i>Click to export</i>	CLOCK_50_I			
<input checked="" type="checkbox"/>		onchip_memory2_0 clk1 s1 reset1	On-Chip Memory (RAM or ROM) Clock Input Avalon Memory Mapped Slave Reset Input	 <i>Click to export</i> <i>Click to export</i> <i>Click to export</i>	CLOCK_50_I [clk1] [clk1]	 0x00000000	0x000005ff	
<input checked="" type="checkbox"/>		nios2_qsys_0 clk reset_n data_master instruction_master jtag_debug_module_reset jtag_debug_module custom_instruction_master	Nios II Processor Clock Input Reset Input Avalon Memory Mapped Master Avalon Memory Mapped Master Reset Output Avalon Memory Mapped Slave Custom Instruction Master	 <i>Click to export</i> <i>Click to export</i> <i>Click to export</i> <i>Click to export</i> <i>Click to export</i> <i>Click to export</i>	CLOCK_50_I [clk] [clk] [clk] [clk] [clk]	 IRQ 0		IRQ 31
<input checked="" type="checkbox"/>		jtag_uart_0 clk reset avalon_jtag_slave	JTAG UART Clock Input Reset Input Avalon Memory Mapped Slave	 <i>Click to export</i> <i>Click to export</i> <i>Click to export</i>	CLOCK_50_I [clk] [clk]	 0x00000000	0x00000007	