

# SQRT() Incidence: Next-Gen GPU


From: "Luo, Ye" <yeluo@anl.gov>  
Subject: Re: LED  
Date: September 18, 2019 at 2:41:16 PM PDT  
To: Aiichiro Nakano <anakano@usc.edu>, Ken-Ichi Nomura <knomura@usc.edu>  
Cc: Pankaj Rajak <rajak@usc.edu>

We have no luck with GCC for offload sqrt() as well. I'm giving high hopes to Intel delivering the beta compiler release in two weeks. Intel fortran side is lagging behind and none of the kernels Pankaj and I made works so far. Once we verified the situation with the beta release, we will move or file bug reports.

Best,  
Ye

> From: Aiichiro Nakano <anakano@usc.edu>  
> Sent: Wednesday, September 18, 2019 4:37 PM  
> To: Ken-Ichi Nomura <knomura@usc.edu>  
> Cc: Luo, Ye <yeluo@anl.gov>; Pankaj Rajak <rajak@usc.edu>  
> Subject: Re: LED  
>  
> Thank you very much, Kenichi. Something like this for now?  
>  
> On Sep 18, 2019, at 2:24 PM, Ken-Ichi Nomura <knomura@usc.edu> wrote:  
>  
> Dear All,  
>  
> Summary of today's work. Code compilation was successful by commenting out sqrt(). We would need to use a hand-written sqrt() for now.  
>  
> # env vars for profiling  
> export LIBOMPTARGET\_PROFILE=T,uvec  
> export LIBOMPTARGET\_DEBUG=1  
>  
> # Intel compiler + IRIS GPU test  
> qsub -l -q iris -t 30 -n 1  
> export MODULEPATH=/soft/restricted/CNDA/modulefiles  
> module load omp  
> icpx -fopenmp -fopenmp-targets=spir64=-fno-exceptions led.C four1s.c -o led  
>  
> # GNU compiler + NVIDIA GPU test  
> qsub -l -q gpu\_mules -t 30 -n 1  
> export MODULEPATH=\$MODULEPATH:/soft/restricted/intel\_dga/modulefiles:/home/yeluo/privatemodules  
> module load openmpi/2.1.6-gcc gcc/9.2  
> /soft/libraries/mpi/openmpi/2.1.6/bin/mpic++ -fopenmp -foffload=nvptx-none -foffload=-lm led.C four1s.c -o led

# Basic Computer Architecture



Computer System Architecture, Mano, Copyright (C) 1993 Prentice-Hall, Inc.

M. M. Mano, *Computer System Architecture* (Prentice-Hall)

FLOATING-POINT UNIT DESIGN  
USING TAYLOR-SERIES EXPANSION ALGORITHMS

by

Taek-Jun Kwon

---

Thesis Proposal

UNIVERSITY OF SOUTHERN CALIFORNIA  
ELECTRICAL ENGINEERING

September 2006

# How Time Consuming Is Sqrt()?

Table 1.1 Summary of prototype FPUs

Design	Cycle time (ns)	Latency/Throughput (cycles/cycles)			
		$a \pm b$	$a \times b$	$a \div b$	$\sqrt{a}$
DEC 21164 Alpha AXP	2.0	4/1	4/1	22-60/22-60	N/A
Hal Sparc64	6.49	4/1	4/1	8-9/7-8	N/A
HP PA 7200	7.14	2/1	2/1	15/15	15/15
HP PA 8000	5.0	3/1	3/1	31/31	31/31
IBM RS/6000 Power 2	14.0	2/1	2/1	16-19/15-18	25/24
Intel Pentium	5.0	3/1	3/2	39/39	70/70
Intel Pentium Pro	7.52	3/1	5/2	30/30	53/53
MIPS R8000	13.3	4/1	4/1	20/17	23/20
MIPS R10000	3.64	2/1	2/1	18/18	32/32
PowerPC 604	5.56	3/1	3/1	31/31	N/A
PowerPC 620	7.5	3/1	3/1	18/18	22/22
Sun SuperSparc	16.7	3/1	3/1	9/7	12/10
Sun UltraSparc	4	3/1	3/1	22/22	22/22

- **Latency:** How many clock cycles to complete 1 operation
- **Throughput:** Cycles before the next operation can be issued

# Hardware Implementation of Sqrt()

- **Newton-Raphson method**




Figure 2.1 Newton-Raphson algorithm for finding the root of  $f(x)$

- **Series expansion**

$$\sqrt{b} \approx Y_0 \left\{ 1 - \frac{1}{2} \left( 1 - \frac{b}{Y_0^2} \right) - \frac{1}{8} \left( 1 - \frac{b}{Y_0^2} \right)^2 - \frac{1}{16} \left( 1 - \frac{b}{Y_0^2} \right)^3 - \frac{15}{128} \left( 1 - \frac{b}{Y_0^2} \right)^4 \right\}$$

# Simple Sqrt() Routine

- Initial Guess**

$$r = s^{\frac{1}{2}}$$

$$\approx f(s) = c_0 + c_1 s + c_2 s^2 + c_3 s^3$$

$$= c_0 + s \times (c_1 + s \times (c_2 + s \times c_3))$$

where  $0.1 < r^2 < 1.0$

$$c_0 = 0.188030699; c_1 = 1.48359853$$

$$c_2 = -1.0979059; c_3 = 0.430357353$$

- Newton-Raphson Refinement**



$$\delta s \leftarrow s - f(s)^2$$

$$r \leftarrow f(s) + \delta s / 2 f(s)$$

Fused multiply-add (FMA) unit

$$a \leftarrow a + b \times c$$


with 1-cycle throughput



# SIMD/Vector Operation

---

- **Single-instruction multiple-data (SIMD) parallelism:** An arithmetic operation is operated on multiple operand-pairs stored in vector registers, each of which can hold multiple double-precision numbers.



**Example:** Vector multiplier (VMUL) loads data from two vector registers, R1 and R2, each holding 4 double-precision numbers, concurrently performs 4 multiplications, and stores the results on vector register R3.

- **Peak performance enhancement on top of FMA.**

# Vector Processing at CARC

## Node information

CPU model	Microarchitecture	Partitions	SSE	SSE2	SSE3	SSE4	AVX	AVX2	AVX-512
xeon-2650v2	ivybridge	oneweek, debug	✓	✓	✓	✓	✓		
xeon-2640v3	haswell	main, oneweek, debug	✓	✓	✓	✓	✓	✓	
xeon-2640v4	broadwell	main, gpu, debug	✓	✓	✓	✓	✓	✓	
xeon-4116	skylake_avx512	main	✓	✓	✓	✓	✓	✓	✓
xeon-6130	skylake_avx512	gpu	✓	✓	✓	✓	✓	✓	✓
epyc-7542	zen2	epyc-64	✓	✓	✓	✓	✓	✓	
epyc-7513	zen3	epyc-64, gpu, largemem	✓	✓	✓	✓	✓	✓	
epyc-7282	zen2	gpu	✓	✓	✓	✓	✓	✓	

## Intel & AMD advanced vector extension (AVX):

- AVX2 operates on 4 double-precision floating-point numbers
- AVX512 8



# Theoretical Peak Flop/s

$$P[\text{Gflop/s}] = \overset{\text{clock [GHz]}}{\underbrace{f}} \times \overset{\text{\# of cores}}{\underbrace{n_{\text{core}}}} \times \overset{\text{\# of operands/vector}}{\underbrace{n_{\text{vector}}}} \times 2 \times \overset{\text{\# of FMA}}{\underbrace{n_{\text{FMA}}}}$$

## Example: Xeon-6130

$$f = 2.1 \text{ [GHz]}$$

$$n_{\text{core}} = 16$$

$$n_{\text{FMA}} = 2$$

# of double-precision (64 bits) operands per AVX-512 register:

$$n_{\text{vector}} = 512/64 = 8$$

$$\therefore P = 2.1 \times 16 \times 8 \times 2 \times 2 = 1075.2 \text{ [Gflop/s]}$$