International Institute of Information Technology, Hyderabad

(Deemed to be University) EC2.101 - Digital Systems and Microcontrollers

Max. Time: 3 Hr

End Semester Examination

Max. Marks: 70

CALCULATORS ARE NOT ALLOWED Numbers in square brackets [x] after a statement show the marks for that question.

Numbers in {} brackets

| brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets | brackets |

Numbers in {} brackets [x] after a statement show the marks of the statement show the statement shows the statement show the statement show the statement shows the statement show the statement show the statement shows the statemen Let's say we are working in the ternary system (radix = 3). However, we need to create circuits ternary numbers. Given two 1-digit ternary numbers. dising Boolean logic for the operations. A simple operation is to add two numbers. Given two 1-digit ternary numbers, design a circuit that not find the operation is to add two numbers. ternary numbers, design a circuit that produces their sum. [Hint: you will require 2 wires to represent 1-digit of ternary]. [12 marks]{CO-1}

Q2. We are given a serial stream of bits. Within this bit stream, we want to see if there is a 4-bit prime number. Design a circuit that outputs \$12 is a 4-bit prime number in a given bit stream. The output should be number. Design a circuit that outputs '1' if there is a 4-bit prime number in a given bit stream. The combination of 4 bits in the clock of the prime number in a prime number. If the next combination of 4 bits is a stream to see if there is a 4-bit prime number in a given bit stream. The combination of 4 bits in the prime number. If the next combination of 4 bits in the prime number is stream 10111 will output should be active for one clock cycle upon detection of the prime number. If the next produce output that salso prime, the output the combination of 4 bits is also prime, the output the combination of 4 bits is also prime, the output the combination of the prime number. combination of 4 bits is also prime, the output should remain '1'. For example, bit stream 10111 will produce output '1' for two cycles, because a stream total are both prime. produce output '1' for two cycles, because 0111 and 1011 are both prime. [12 marks]{CO-3}

Q3. Most of the arithmetic happens in a computer using 2's complement notation. Suppose we are given two 4-bit numbers in signed 2's computer using 2's complement notation. Suppose we are compare them and given two 4-bit numbers in signed 2's complement notation. Suppose we are compare them and output (A>B). (A<B) (A<B) (12 marks) (CO-2) compare them and output (A>B), (Λ <B), and (Λ =B).

Q4. Perform the following conversions:

2) $(73)_8 + (5BC)_{16} = (57)_8 + (?)_{16}$


3) $(1011)_8 = (?)_{10}$

4) $(110)_2 \times (11011)_2 = (?)_{16}$

5) $(3.78)_{10} = (?)_2$

 $[2x5 = 10 \text{ marks}]\{CO-1\}$

Q5. What is the behaviour of the following circuit if clock pulses are applied from a reset state (when all FFs are at zero) [4]? Draw the complete clock pulses are applied from a reset state (when all FFs are at zero) [4]? Draw the complete state diagram for the 16 distinct states (including starting in any other state) [4]. In general, if there in any other state) [4]. In general, if there are k flip-flops in this chain and any arbitrary starting state is chosen, how many clock cycles does in the flops in this chain and any arbitrary starting state [4]? is chosen, how many clock cycles does it take to make sure we return to the original state [4]? $[4+4+4 = 12 \text{ marks}]\{\text{CO-3}\}$



Q6. We are required to find the sum of a set of N numbers located in a block of memory starting from location "0x200". The number N itself is sum using our simple 8-bit microcontroller. (Concise assembly level program that computes this own code starts at memory location "0x000". Provide instruction set is provided below). Assume your own code.

[12 marks]{CO-4}

Instruction	Opcode	Clk	Control Signals	Select St
•		3	Epc. LMR. Ipc	Select Signals
adi xx	01	4	RD, LOR	
		5	EAR. LAR. End	
		3	Epc. LMR. IPC	SALU - ADD
sbi xx	02	4	RD, LOR	
		5	EAR. LAR. End	
xri xx	03	3	Epc, LMR. Ipc	SALU ← SUB
		4	RD, LOR	•
		5	EAR. LAR. End	·
ani xx	04	3	Epc. LMR. Ipc	S _{ALU} ← XOR
		4	RD, LOR	
		5	EAR. LAR. End	SALU - AND
movs <r></r>	70-7F	3	ERG, LAR. End	SRG - <r>,</r>
		-	EAR. LRG. End	SALU - PASSO
movd <r></r>	80-8F	3	Epc. LMR. Ipc	S _{RG} ← <r></r>
movi <r> xx</r>	90-9F	3	RD, LRG, End	-
		3	E _{AR} , L _{MR}	$S_{RG} \leftarrow \langle R \rangle$
stor <r></r>	AO-AF	4	ERG, WR, End	-
load <r></r>	BO-BF	3	EAR. LMR	S _{RG} ← <r></r>
		4	RD, LRG, End	S _{RG} ← <r></r>
jumpd <fl> xx</fl>	E0-E7	3	Epc. LMR, Ipc, EFL, End if <fl>'</fl>	S _{FL} <fl></fl>
		4	RD, Lpc, End	- CFL>
jmpr <fl></fl>	E8-EF	3	E _{FL} . End if <fl>,</fl>	SFL <fl></fl>
		4	EAR. LPC. End	-

