
Thread placement and schedule, n = 2048
pinned, P-cores first (P1)
pinned, P-cores first, dynamic (P2)
not pinned, OS scheduler (P3)
pinned, E-cores only (P4)
speed-up over the P-core sequential baseline
0
2
4
6
8
10
12
1
2
4
8
12
16
20
24
threads p