

Evaluation of the Tagged Up/Down Sorter Priority Queue

Michael Couglin
University of Colorado, Boulder

1 Introduction

In this paper, I present an evaluation of the Tagged up/down sorter priority queue first presented by Moore, et. al. against other hardware priority queues for my final project for ECEN 5139 [3]. This evaluation is of the performance of this queue compared to the published results of other queues when implemented in an FPGA in terms of speed, queue size and resource utilization. This project was first motivated by the presentation of this particular priority queue during class and how it compares to other priority queues. Priority queues themselves are a classic example of a hardware task and as such, fall directly into the scope of computer-aided verification. Queuing is an important task that needs to be performed in many different applications, with a very frequent usage in networking, but is also used in other areas, including databases or even in some sorting applications [1].

The tagged up/down sorter queue that is the subject of this was first presented in 1995, but it appears to have not been used by the hardware community to any significant extent. However, the paper claims to achieve very good performance in both speed and resource utilization when implemented in hardware, so a comparison to the state-of-the-art solutions may reveal a potential new application of this queue, or a reason for why this solution is not used today. The primary works being used for comparison are the hybrid hardware-software priority queue presented by Kumar, et. al. [2], the hybrid BRAM-based tree priority queue presented by Huang, et. al., and a canonical priority queue implemented as a min-heap as a baseline. The first two of these implementations are from very recent publications, both published in 2014, and so can be considered examples of the state-of-the-art of this field.

An analysis of the tagged up/down sorter compared to the two state-of-the-art solutions shows a theoretical advantage in performance, as this queue is able to achieve enqueue/dequeue operations in a single FPGA

cycle, whereas the state-of-the-art solutions only claim "nearly" one cycle performance (in the case of Huang et. al.) [1]. In addition, both of these solutions claim low resource utilization compared to other solutions when implemented in an FPGA, whereas the tagged up/down sorter was only tested in simulation. Therefore, an analysis of both the performance and utilization may yield insight into the potential trade-offs for using each solution.

In the remainder of this paper, I will present my evaluation methodology (Section 2), the results of the evaluation (Section 3), a discussion of these results (Section 4), and finally, a conclusion (Section 5).

2 Evaluation Methodology

In order to evaluate this queue against the performance of state-of-the-art designs, I required an implementation of the queue that can be programmed to an FPGA, a testbench to evaluate the performance of the queue and an FPGA device to target and use for the evaluation. For the implementation of the queues, I used a Verilog implementation provided by Professor Somenzi for a the Tagged Up/Down sorter and a Verilog implementation of a min-heap that I developed myself.

For the FPGA used for evaluation, I chose the Zed-board evaluation board, as this board was accessible to me from prior research. This board includes a Zynq7000 SoC, which incorporates an ARMv7 dual-core CPU and a 7000-series FPGA, allowing for a Linux OS to be able to access and program the FPGA. Using this capability, I instantiated a testbench hardware module in the FPGA along with a particular queue implementation that runs the same test on each queue, referred to as the "runner." This module then returns the results of this test to a program running in the operating system as the number of enqueue operations performed. The software application in the OS accesses this module as a memory-mapped peripheral and records the time to execute the test, as well

as the result returned by the module. The runner itself runs a test to enqueue as many elements as possible with incrementing and random priorities, and dequeue these items until the queue is empty, repeatedly for 10,000 iterations. The number of iterations is important, as there is significant overhead when interfacing with the runner module from software, so the FPGA needs to execute a time-consuming operation in order for it to be measurable. Due to time constraints, only a single queue size was used for each evaluation, as the queue size must be specified before synthesis and is time consuming to repeat.

Evaluation of the resource utilization of this queue is much more straight-forward, as utilization metrics are an output of synthesis. Therefore, each design only needs to be synthesized with different queue sizes to determine the utilization metrics. These output metrics are then compared to the published results of the state-of-the-art implementations.

3 Evaluation

3.1 Resource Utilization

For evaluation of the resource utilization of the different implementations, the min-heap and tagged up/down sorted were synthesized with various different queue sizes until the required resources exceeded the resources available in the FPGA. The results were then compared with the published results of the state-of-the-art implementations. After performing these steps, it was clear that the resources in contention were the look-up tables (LUTs), flip-flops (sometimes known as slice registers) and block RAMs (BRAMs). Since these implementations generally do not need to interface with external devices, usage of only these resources is expected, as the modules are only operating in the FPGA. In addition, since these are not digital signal processing applications, but are highly combinatorial and memory-intensive, high usage of LUTs and BRAMs is also expected. However, it should be noted that the min-heap and tagged up/down sorter priority queues do not use any BRAM resources, as they only store the priorities with no associated data. Since the other queue implementations do store extra data, they make use of the BRAMs, so BRAM utilization is not analysed.

The resource utilization of LUTs and flip-flops are depicted in Figure 1 and Figure 2 respectively, with the dashed line marking the resource limit of the Zedboard. It can be seen that all of the different implementations are approximately linear in their resource utilization, but a shallower slope indicates slower resource usage as queue size increases. It should also be noted that the published results for the state-of-the-art implementations only pro-




Figure 1: LUT Utilization




Figure 2: Flip-flop Utilization

vided a small set of data points, so a linear regression is fit to the published data for comparison. Also, the hybrid queue proposed by Huang et. al. only provides resource utilization of flip-flops and BRAMs, and then, only as percentages of their test device's total resources (the ZC706 evaluation board). After extrapolating the flip-flop usage from their published data, this metric can be used for comparison, but LUT usage for this implementation cannot be compared.

In addition to these utilization numbers, I also present a plot of the time required for synthesis of each of the queue sizes to complete for the min-heap and the tagged up/down sorter for each queue size in Figure 3. From this plot, it can be seen that the time for synthesis increases quickly with the queue size, and is part of the reason for the limited performance results that I am able to present.




Figure 3: Synthesis Times

3.2 Performance

Performance is difficult to compare, since both of the published state-of-the-art implementations report performance in different ways. In addition, there is a lower bound of performance in that an operation cannot be performed faster than an FPGA clock cycle, since the queue is implemented with clock flip-flops. However, as the Tagged Up/Down sorter is implemented in Verilog to perform an enqueue or dequeue operation in a single clock cycle, it theoretically outperforms the state-of-the-art solutions, as neither achieve this performance in both cases.

The in-hardware testbed, as previously described, performs 10,000 iterations of a series of enqueue and dequeue operations. The queue that is used is of size 40, since this is the largest queue that is able to successfully access when the queue was implemented as a min-heap. The performance results of the two different implementations is tabulated in Table 1. It should be noted that repeated execution of the testbed and software interface yield the same results, since the testbed is a deterministic hardware function. Also, the testbed detects that the min-heap is not implemented correctly, as the output of the queue does not seem to be correct, even though the queue passed simulation. However, the time to perform a single enqueue or dequeue operation should not be affected.

As can be seen from the performance results, the min-heap and Tagged Up/Down sorter achieve the same performance. This is because they both can perform an operation in a single cycle, and so cannot run any faster. Therefore, their performance is solely determined by the clock frequency of the FPGA.

Queue Implementation	Test Execution Time	Number of Operations
Tagged Up/Down Sorter	28002 μ s	140,000
Min-Heap	27799 μ s	140,000

Table 1: Performance Results

4 Discussion

After collecting the data for the resource utilization, it can be seen that LUT resources are much more in demand than flip-flops, but this can not be compared against Huang, et. al.'s implementation. However, the trends show that the Tagged Up/Down sorter does better than the min-heap in almost all cases and better than the state-of-the-art implementations for smaller queue sizes. In addition, the Tagged Up/Down sorter scales better than the min-heap, but both of the state-of-the-art solutions scale even better. It therefore appears that the designers of those queues were more focused on resource utilization than achieving single-cycle performance of the queue.

In terms of performance, the Tagged Up/Down sorter will out-perform the other implementations, since any operation can be done in a single cycle. However, this is achieved using a less scalable design, so a large queue size may not be implementable. The min-heap implementation is similar, but has even worse scaling properties, so the queue size that it can practically support is very limited. These two implementations achieve the same performance, but the min-heap can only be implemented in this FPGA using a very small queue size, so is not practical for use.

5 Conclusion

In this paper, I have presented a short evaluation of the Tagged Up/Down priority queue in comparison to some other priority queue implementations. From this evaluation, it can be seen that this implementation is generally faster than the current state-of-the-art implementations, and is more scalable than a basic min-heap design. However, the state-of-the-art designs are much more scalable, and it is likely that this is the reason that this queue is not used in practice. However, some future work is needed for a complete evaluation of this implementation. First, a more thorough evaluation against a correctly implemented baseline should be performed to get performance numbers for multiple queue sizes. Second, the state-of-the-art implementations need to be implemented to get experimental performance and resource utilization results for evaluation. Only with these additional steps can this evaluation be completed in full.

References

- [1] M. Huang, K. Lim, and J. Cong. A scalable, high-performance customized priority queue. In *Field Programmable Logic and Applications (FPL), 2014 24th International Conference on*, pages 1–4. IEEE, 2014.
- [2] C. Kumar, S. Vyas, R. Cytron, C. Gill, J. Zambreno, and P. Jones. Hardware-software architecture for priority queue management in real-time and embedded systems. *International Journal of Embedded Systems (IJES)*, 6(4):319–334, 2014.
- [3] S. W. Moore and B. T. Graham. Tagged up/down sorter - a hardware priority queue. *The Computer Journal*, 38:695–703, 1995.