
# **Group Member**

Group name : ตาลอยเพราะซอยเปลี่ยว

Name	Student Number
Kris Bunuabenjamas	6631301821
Tanphan Krupistrai	6631323621
Thanaphat Intarapuk	6631324221
Tatthon Limmonthol	6631325921

# **Overall Design Block Diagram**



## Original picture:

https://drive.google.com/file/d/1TD7IQv\_B\_17KxaUctUiCpuT0lYRwn6w-/view?usp=sharing

## **Design Decision.**

- Module Architecture
  - State Machine-Based Control

## Advantage:

- **Ease of debugging**: You can trace system behavior step-by-step using main\_state.
- **Deterministic control**: FSMs ensure predictable transitions, ideal for hardware.
- Divided the system into clearly separated modules

### Advantage:

- **Modularity** improves code readability, reusability, and testability.
- Each module can be developed, simulated, or debugged independently.
- Communication Protocols

## We using SPI protocol for communication here this is why

Wide Compatibility

SPI mode is supported by almost all SD cards. It is part of the SD card specification, ensuring compatibility even with older or low-capacity cards.

## o Simplicity

SPI is a much simpler protocol than the native SD protocol. It uses a basic 4-wire interface (MISO, MOSI, SCLK, CS), which is easy to

implement in hardware such as FPGAs or microcontrollers.

#### • No Licensing Requirements

Unlike the SD native protocol, which requires licensing from the SD Association, SPI mode can be used freely without any licensing fees or legal constraints.

## Low Resource Usage

Implementing SPI requires fewer logic resources and memory compared to a full SD host controller, making it ideal for resource-constrained systems like small FPGAs or microcontrollers.

#### Master-Controlled Communication

SPI is a master-driven protocol, allowing the host (FPGA/microcontroller) to fully control the timing and data flow, which is useful in embedded systems where precise control is needed.

### Widely Supported in Development Tools

Most FPGA development boards, IP cores, and microcontroller libraries provide ready-to-use SPI modules, making development faster and easier.

#### Clock and Data Transfer Rate

We selected a **25 MHz clock** because it provides a balanced trade-off between compatibility, system performance, and reliability for both **SD card communication** and **VGA display timing**.

#### 1. SD Card Compatibility

- The **SPI mode** of SD cards typically supports clock frequencies up to 25 MHz for full-speed operation.
- 25 MHz is within the safe and standard operating range recommended by SD card specifications for SPI, ensuring reliable communication without

errors.

• Using a higher clock may cause instability or data corruption, especially with cheaper or older SD cards.

### 2. VGA Display Timing Requirements

- For VGA 640x480 @ 60Hz, a pixel clock of 25.175 MHz is standard.
- Using **25 MHz** allows us to approximate this closely, maintaining proper horizontal and vertical sync timing for most monitors.
- It simplifies synchronization with the VGA controller and pixel pipeline without needing fractional frequency generation.

#### • Resource Utilization

- Using reg [15:0] buffer [0:3071];
- Memory in registers (Distributed RAM): Instead of using BRAMs, the design uses FPGA registers (LUTRAM) to implement a small, tightly controlled image buffer (only 6 KB).
- **Trade-off**: This keeps BRAMs available for other tasks but slightly increases LUT usage. However, it's acceptable due to the limited size (only 3072 pixels = 64×48 image).

## 1. Using SPI Mode to Communicate with SD Card

**Decision:** Implement SD card interface using SPI (not native SD mode).

## Why:

- SPI is simpler and license-free.
- Easier to implement in FPGA hardware.
- Compatible with almost all SD cards.

## 2. Use internal registers (not BRAM) to store pixel data.

## Why:

- Small image size (64x48 = 3072 pixels) allows for register storage.
- Keeps BRAM free for other uses.
- Allows direct access and simple logic for read/write.

#### 3. Downscale VGA resolution from 640×480 to 64×48.

## Why:

- Reduces memory footprint for frame buffer.
- Simplifies pixel addressing.
- Enables real-time updates even with limited memory and bandwidth.

**Decision:** Calculate checksum only after all sectors have been read.

## Why:

- Reduces interference with SD read or display logic.
- Ensures checksum is based only on valid, complete data.

Design Decision: Gray Mode Toggle

Why This Fits Our Design

- This feature demonstrates dynamic VGA behavior modification.
- Grayscale conversion is implemented by reusing bits from RGB to produce a unified value.

## **Implementation Detail**

Module: sd\_controller

Module code:

```
SD Card controller module. Allows reading from and writing to a microSD card
 timescale 1ns / 1ps
module sd controller(
  output reg byte_available,
  output reg ready_for_next_byte,
  parameter CMD41 = 5;
```

```
parameter WRITE_DATA_SIZE = 515;
reg [9:0] byte_counter;
always @(posedge clk) begin
                      byte_counter <= 0;</pre>
                      byte available <= 0;</pre>
                      ready for next byte <= 0;</pre>
```

```
state <= CMD0;</pre>
CMD41: begin
```

```
else begin
    state <= READ_BLOCK;</pre>
    byte_counter <= 511;</pre>
byte_available <= 1;</pre>
if (byte_counter == 0) begin
    return_state <= READ_BLOCK_CRC;</pre>
    byte counter <= byte counter - 1;</pre>
    return_state <= READ_BLOCK_DATA;</pre>
```

```
end
READ_BLOCK_CRC: begin
    byte available <= 0;</pre>
```

```
endcase
end
end

assign sclk = sclk_sig;
assign mosi = cmd_out[55];
assign ready = (state == IDLE);
endmodule
```

Module Description: The sd\_controller module implements a simplified SPI-mode interface to communicate with an SD card for block-based data reading. It handles SD card initialization, command transmission, block read requests, and serial data transfer at the bit level. This controller is tailored for reading 512-byte sectors and can be integrated into systems such as image/video frame loaders for embedded display applications.

The controller first sends at least 74 SPI clocks with CS high to wake the SD card, then follows the SD card initialization sequence (CMD0  $\rightarrow$  CMD8  $\rightarrow$  CMD58/CMD41 loop).

## Module : vga\_sync Module code :

```
module vga_sync (
   input wire clk, reset,
   output wire hsync, vsync, video_on,
   output wire p_tick,
   output wire [9:0] x, y
);

localparam H_DISPLAY = 640;
localparam H_L_BORDER = 48;
localparam H_R_BORDER = 16;
localparam H_RETRACE = 96;
localparam H_MAX = H_DISPLAY + H_L_BORDER + H_R_BORDER + H_RETRACE - 1;
localparam START_H_RETRACE = H_DISPLAY + H_R_BORDER;
localparam END_H_RETRACE = H_DISPLAY + H_R_BORDER + H_RETRACE - 1;

localparam V_DISPLAY = 480;
localparam V_T_BORDER = 10;
localparam V_B_BORDER = 33;
localparam V_RETRACE = 2;
localparam V_MAX = V_DISPLAY + V_T_BORDER + V_B_BORDER + V_RETRACE - 1;
```

```
localparam START_V_RETRACE = V_DISPLAY + V_B_BORDER;
reg [9:0] h_count_reg, h_count_next, v_count_reg, v_count_next; // next location
reg vsync reg, hsync reg;
always @(posedge clk, posedge reset)
assign hsync next = h count req >= START H RETRACE && h count req <= END H RETRACE;
assign video on = (h count reg < H DISPLAY) && (v count reg < V DISPLAY);
assign vsync = vsync_reg;
assign y = v_count_reg;
```

Module description: The vga\_sync module generates timing signals for a standard 640x480 VGA display using a 25 MHz pixel clock. It provides horizontal and vertical synchronization pulses (hsync,vsync), pixel coordinates (x,y), and a video\_on signal that indicates whether the current pixel is within the visible display region.

## Module : top Module code :

```
module top(
                       clk100mhz,
                       mosi,
                       sclk,
                       vsync,
   reg btnd prev = 0;
   reg btnd pressed = 0;
```

```
reg greyscale_mode = 0;
  reg [7:0] byte buffer; // Buffer for first byte in the pair
             byte ready = 0; // Flag indicating byte buffer has data
handle overflow before modulo)
checksum calculation
             byte available; // New byte available from SD controller
             WAIT SECTOR = 3,
  reg [9:0] bytes read = 0;
```

```
change_sector_group = 0;
wire [9:0] pixel_x, pixel_y; // Current pixel coordinates
reg [15:0] debug pixel;
                (reset),
                 (clk),
                 (rst),
                 (btnd),
   .vsync(vsync),
    .x(pixel_x),
```

```
.y(pixel_y)
      buffer_pixel_addr = (scaled_y * 64) + scaled_x;
16'h0000;
  wire [3:0] red = pixel data[15:12];
  wire [7:0] r8 = {pixel data[15:11], 3'b000}; // 5-bit to 8-bit
  wire [7:0] g8 = {pixel_data[10:5], 2'b00}; // 6-bit to 8-bit
  wire [7:0] b8 = \{pixel data[4:0], 3'b000\}; // 5-bit to 8-bit
```

```
wire [3:0] gray4 = gray val[7:4]; // upper 4 bits of 8-bit value
assign vga_r = video_on ? (greyscale_mode ? gray4 : pixel_data[15:12]) : 4'h0;
assign vga g = video on ? (greyscale mode ? gray4 : pixel data[10:7]) : 4'h0;
assign vga_b = video_on ? (greyscale_mode ? gray4 : pixel_data[4:1]) : 4'h0;
always @(posedge clk) begin
        btn pressed <= 0;
        btn_pressed <= ~btn_prev & btn_debounced; // Rising edge detection</pre>
        if (btn_pressed && main_state == DONE) begin
always @(posedge clk) begin
        btnd_prev <= 0;</pre>
        btnd pressed <= 0;</pre>
        greyscale mode <= 0;</pre>
        btnd prev <= btnd debounced;</pre>
        btnd_pressed <= ~btnd_prev & btnd_debounced; // Rising edge detection</pre>
        if (btnd pressed && main state == DONE) begin
            greyscale_mode <= ~greyscale_mode;</pre>
```

```
always @(posedge clk) begin
           bytes read <= 0;</pre>
           byte_ready <= 0;</pre>
            if (change_sector_group) begin
Sectors 100
Sectors 200
Sectors 300
Sectors 400
Sectors 0
```

```
bytes read <= 0;</pre>
byte ready <= 0;</pre>
if (reading && byte_available) begin
    if (!byte_ready) begin
         byte_buffer <= sd_dout;</pre>
```

```
byte_ready <= 1;</pre>
                                  buffer[buffer addr write] <= {byte buffer, sd dout};</pre>
                                  byte_ready <= 0;</pre>
                              bytes read <= bytes read + 1;</pre>
                              if (bytes read == 511) begin
counter
                         if (reading && ready && !byte available && bytes read > 0)
begin
```

```
calculate checksum
Check against actual data stored
read
```

```
done <= 1; // Signal all sectors are read</pre>
anymore
       .byte available (byte available),
       .ready_for_next_byte(),
       .address
endmodule
module debounce (
);
```

## Module description:

The top module implements a complete digital image viewer system. It reads image data from a microSD card using SPI protocol, buffers the data in internal memory, and displays it on a VGA monitor at 640×480 resolution. The design supports real-time image switching and grayscale display toggling via push buttons.

## **Challenge Faced**

- 1. Majority of the documents and references are too complex to understand, resulting in delayed initialization of the project.
- 2. SD Card protocol is hard to implement.
- 3. Limited hours are available for testing, most of the students don't own monitors with VGA ports.
- 4. Minimal help due to shortage of TA, only 1 TA is present most of the time.