So basically from what I understand this is how this thing works:

The processor, has access to DDR, it is a masater to (CONV accelerator and DMA)
DMA is master to BRAM.

So basically DMA is going to be filling BRAM, Accelerator reads from BRAM using MAC stream provider and index generator. Outputs of the MAC get dequantized for the next layer. This cycle continues until the inference is done. At the end DMA puts the result back in DDR.

